High level formal verification of next-generation microprocessors

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 1-6

  Schubert, Tom ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Formal Property Verification

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER DEBUGGING; COMPUTER SIMULATION; DIGITAL ARITHMETIC; DIGITAL STORAGE; MICROPROCESSOR CHIPS;

CENTRAL PROCESSING UNITS (CPU);

SYSTEMS ANALYSIS;

EID: 0043092223     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775834     Document Type: Conference Paper

References (12)

1. R. Beers, R. Ghughal, and M. Aagaard, "Applications of Hierarchical Verification in Model Checking." FMCAD 2000 (published in CHARM 2001 proceedings).
2. B. Bentley, "High level validation of next-generation microprocessors", IEEE International Workshop on High Level Design Validation and Test, 2002.
3. F. Copty, L. Fix, R. Fraer, E. Giunchiglia, G. Kamhi, A. Tacchella, and M. Y. Vardi, "Benefits of Bounded Model Checking in an Industrial Setting", International Conference on Computer-Aided Verification (CAV), 2001.
4. R.Fraer, G.Kamhi, B.Ziv, M.Vardi, L.Fix, "Efficient Reachability Computation Both for Verification and Falsification", Proceedings of International Conference on Computer-Aided Design, (CAV'00).
5. S. Hazelhurst and C-J Seger, "Symbolic trajectory evaluation." In T. Kropf, editor, Formal Hardware Verification, chapter 1, pagers 3-78. Springer Verlag; New York, 1997.
6. R. Kaivola and K. Kohatsu, "Proof Engineering in the Large: Formal Verification of Pentium®4 FP Divider", CHARM 2001.
7. N. Narasimhan and R. Kaivola, "Verification of Pentium®4 Multiplier with Symbolic Simulation & Theorem Proving", DATE 2001.
8. J. O'Leary, S. Zhao, R. Gerth, and C.-J. H. Seger, "Formally Verifying IEEE Compliance of Floating-Point Hardware", Intel Technology Journal, Q1 1999.
9. C.-J. H. Seger and R. E. Bryant, "Symbolic trajectory evaluation", Formal Methods in System Design, 1994.
10. J. Yang and A. Goel, "GSTE through a case study", International Conference on Computer-Aided Design ICCAD, 2002.
11. J. Yang and C.-J. H. Seger, "Introduction to Generalized Symbolic Trajectory Evaluation", International Conference on Computer Design (ICCD), 2001. A revised version will appear in IEEE Transactions on VLSI.
12. J. Yang and C.-J. H. Seger, "Generalized Symbolic Trajectory Evaluation: Abstraction in action", Fourth International Symposium on Formal Methods in Computer-Aided Design (FMCAD), 2002.