A single-die 124 dB stereo audio delta-sigma ADC with 111 dB THD

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 7, 2008, Pages 1657-1665

  Yang, YuQing ^b,c   Sculley, Terry ^b   Abraham, Jacob ^a,c  

^a IEEE

^b TEXAS INSTRUMENTS   (United States)

^c UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

Delta sigma; Dual phase; Feedforward; High precision; Low power; Multilevel; Quantizer; Single loop; Uneven

Indexed keywords

ANALOG CIRCUITS; DATA HANDLING; DELTA SIGMA MODULATION; DIES; ELECTRIC FILTERS; INTERFACES (COMPUTER); LOGIC CIRCUITS; METALS; MODULATORS; MULTICARRIER MODULATION; NETWORKS (CIRCUITS);

ANALOG MODULATORS; BANDGAP REFERENCE (BGR); CHANNEL ISOLATION; DECIMATION FILTERING; DELTA-SIGMA; DELTA-SIGMA ADC; DIE AREA; FEEDFORWARD PATHS; HIGH PRECISION; INTERNAL CHANNELS; METAL CMOS PROCESS; NEW TECHNIQUES; ON CHIPS; POLY (PSS) ,; POWER CONSUMPTION (CE); POWER EFFICIENT; QUANTIZATION LEVELS; QUANTIZER; SERIAL INTERFACES; STEREO AUDIO;

CMOS INTEGRATED CIRCUITS;

EID: 46749150971     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.923731     Document Type: Conference Paper

References (14)

1. K. Leung, S. Zhu, and E. Swanson, "A 120 dB dynamic range 96 kHz stereo 24 bit ADC," presented at the 102th Audio Eng. Soc. (AES) Conv., Munich, Germany, Mar. 1997.
2. I. Fujimori, K. Koyama, D. Trager, F. Tam, and L. Longo, "A 5 V single-chip delta-sigma audio ADC with 111 dB dynamic range," in Proc. 1996 IEEE Custom Integrated Circuits Conf. (CICC), May 1996, pp. 415-418.
3. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao, and S. Chan, "A 90-dB SNR 2.5-MHz output rate ADC using cascaded multibit delta sigma modulation 8x oversampling ratio," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1820-1828, Dec. 2000.
4. A. Prasad, A. Chokhawala, K. Thompson, and J. Melanson, "A 120 dB 300 mW stereo audio ADC with 110 dB THD+N," in Proc. ESSCIRC 2004, Sep. 2004, pp. 191-194.
5. Y. Geerts, M. S. J. Steyaert, and W. Sansen, "A high performance multibit ΔΣS CMOS ADC." IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1829-1840, Dec. 2000.
6. 2," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2061-2068, Dec. 2003.
7. A. A. Hamoui and W. Martin, "High order multibit modulators and pseudo data-weighted-averaging in low oversampling ΣΔ ADCs for broadband applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 72-85, Jan. 2004.
8. K. Nam, S. M. Lee, D. K. Su, and B. A. Wooley, "A low-voltage low power sigma-delta modulator for broadband analog-to-digital conversion," IEEE. I. Solid-State Circuits, vol. 40, no. 9, pp. 1855-1864, Sep. 2005.
9. L. Dorrer, F. Kuttner, P. Greco, P. Torta, and T. Hartig, "3 mW, 74 dB SNR 2 MHz continuous time delta-sigma ADC with a tracking ADC quantizer in 0.13 μm CMOS," IEEE. J. Solid-State Circuits, vol. 40, no. 12, pp. 2416-2427, Dec. 2005.
10. S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters, Theory Design and Simulation. New York: IEEE Press, 1997, p. 262.
11. T. V. Burmas, S. H. Lewis, P. J. Hurst, and K. C. Dyer, "A second order double sampled delta sigma modulator," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 1995, pp. 195-198.
12. C. B. Wang, "A 20 bit 25 kHz delta-sigma ADC utilizing a frequency shaped chopper stabilization scheme," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 566-569, Mar. 2001.
13. G. M. Yin, F. Op't Eynde, and W. Sanden, "A high-speed CMOS comparator with 8-b resolution," IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 208-211, Feb. 1992.
14. AK5394 Datasheet. Asahi Kasei Microelectronics, Inc., Tokyo, Japan.