An on-line fault detection scheme for SBoxes in secure circuits

Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium

Volumn , Issue , 2007, Pages 57-62

  Di Natale, G ^a   Flottes, M L ^a   Rouzeyre, B ^a  

^a LIRMM   (France)

Author keywords

[No Author keywords available]

Indexed keywords

CRYPTOGRAPHY; NETWORKS (CIRCUITS); POWER QUALITY;

(E ,3E) PROCESS; AREA OVERHEAD; CRYPTOGRAPHIC CIRCUITS; ENCRYPTION/DECRYPTION; FAULT-INJECTION; IN ORDER; INTERNATIONAL (CO); ON LINE FAULT DETECTION; ON LINE TESTING; ON-LINE FAULT DETECTION SCHEME; POWER ANALYSIS TECHNIQUES; POWER CONSUMPTION (CE); SIDE CHANNEL ATTACK (SCA); SUBSTITUTION BOXES;

FAULT DETECTION;

EID: 46749133142     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IOLTS.2007.16     Document Type: Conference Paper

References (17)

1. E. Binam, A. Shamir, "Differential fault analysis of secret key cryptosystems," In Advances in Cryptology - CRYPTO'97, LNCS 1294, pp. 513-525, Springer-Verlag, 1997
2. P. Dusart, G. Letourneux and O. Vivolo, "Differential Fault Analysis on A.E.S.," Cryptology Archive of IACR, No. 010, 2003
3. C. Giraud, "DFA on AES," Cryptology Archive of IACR, No. 008, 2003
4. "Advanced Encryption Standard (AES)", Federal Information Processing Standards Publication 197, November 26, 2001.
5. X. Zhang, K. K. Parhi, "Implementation Approaches for the Advanced Encryption Standard Algorithm", IEEE Circuits and Systems Magazine, vol. 2, Issue 4, pp. 24-46, 2002
6. D. Boneh, R. DeMillo, R. Lipton, "On the Importance of Eliminating Errors in Cryptographic Computations", Journal of Cryptology, vol. 14, pp. 101-119, 2001
7. M. Akkar, C. Giraud, "An Implementation of DES and AES, Secure against some Attacks", Proc. Of CHES'01, LNCS, vol. 2162, pp. 315-325, 2001
8. th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 105-113, Nov. 2003
9. K. Wu, et al., "Low Cost Concurrent Error Detection for the Advances Encryption Standard", Proc. Int'l Test Conference, pp. 1242-1248, 2004
10. R. Karri, K. Wu, P. Mishra, Y. Kim, "Concurrent Error Detection Schemes for Fault-Based Side-Channel Cryptanalysis of Symmetric Block Ciphers", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 12, Dec. 2002, pp. 1509-1517
11. C. Yen, B. Wu, "Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard", IEEE Trans Computers, vol. 55, no. 6, June 2006, pp. 720-731
12. G. Bertoni, et al., "A parity Code Based Fault Detection for an Implementation of the Advanced Encryption Standard", Proc. IEEE Int. Symposium on Defect and Fault Tolerance in VLSI, pp. 51-59, Nov. 2002
13. G. Bertoni, L. Breveglieri, I. Koren, P. Maistri, V. Piuri "Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard", IEEE Trans. Computers, vol. 52, no. 4, pp.492-505, Apr. 2003
14. V. Ocheretnij, G. Kouznetsov, R. Karri, M. Gossel, "On-Line Error Detection and BIST for the AES Encryption Algorithm with Different S-Box Implementations", Proc. IEEE Int. On-Line Testing Symposium, 2005, pp. 141-146
15. http://www.cadence.com
16. http://www.synopsys.com
17. P. Kocher, J. Jaffe and B. Jun, "Introduction to differential power analysis and related attacks," 1998, available at http://www.cryptography. com/dpa/technical