Modelling and quantitative analysis of coupling mechanisms of programmable processor cores and arithmetic oriented eFPGA macros

Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006

Volumn , Issue , 2006, Pages 252-261

  Von Sydow, T ^a   Korb, M ^a   Neumann, B ^a   Blume, H ^a   Noll, T G ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CONSERVATION; DIGITAL ARITHMETIC; EFFICIENCY; ENERGY EFFICIENCY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MECHANISMS; MODAL ANALYSIS; REDUCED INSTRUCTION SET COMPUTING; SEMICONDUCTOR DEVICE MANUFACTURE; TECHNOLOGY;

(ALGORITHMIC) COMPLEXITY; COUPLING MECHANISMS; DEGREE OF COUPLING; DESIGN PARAMETERS (DP); DIGITAL SYSTEMS; INTERNATIONAL CONFERENCES; MEDIAN FILTERING; PROCESSOR CORES; QUANTITATIVE ANALYSIS; RE CONFIGURABLE COMPUTING (RCC); RISC PROCESSOR (RAWE); SEMICONDUCTOR TECHNOLOGIES;

ARCHITECTURAL DESIGN;

EID: 46449092178     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RECONF.2006.307777     Document Type: Conference Paper

References (20)

1. A. Lodi, M. Toma, F. Campi et al., "A VLIW Processor with Reconfigurable Instruction", IEEE Journal of solid-state circuits, Vol. 38, NO. 11, 2003
2. ARM940T (sam443), http://www.samsung.com
3. D. Brooks, V. Tiwari, M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations", 27th International Symposium on Computer Architecture, 2000, pp. 83-94
4. D. Nava, P. Blouet, P. Teninge, R. Wilson et. al., "An Open Platform for Developing Multiprocessor SoCs", IEEE Computer, Volume 38, Issue 7, July 2005
5. G. Kappen, T.G. Noll, "Application Specific Instruction Processor Based Implementation of a GNSS Receiver on an FPGA", Proceedings IEEE DATE, March 2006
6. H. Blume, D. Becker, M. Botteck, J. Brakensiek, T.G. Noll, "Hybrid Functional and Instruction Level Power Modeling for Embedded Processors", Embedded Computer Systems: Architectures, Modeling, and Simulation, July 2006
7. H. Feldkämper, T. Gemmeke, H. Blume, T.G. Noll, "Analysis of reconfigurable and heterogeneous architectures in the communication domain", Proceedings of the IEEE ICCSC 2002, St. Petersburg, June 2002, pp. 190-193
8. J.R. Häuser, J. Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor", IEEE Symposium on FPGAs for Custom Computing Machines, 1997, pp. 12-21
9. MIPS Technologies Inc., "MIPS R10000 Micro-processor User's Manual", Version 2.0, 1997
10. National Institute of Standards and Technology, FIPS PUB 46-3, 1999
11. OMAP platform, http://focus.ti.com
12. R. Enzler, "Architectural Trade-offs in Dynamically Reconfigurable Processors", Dissertation, Swiss Federal Institute of Technology, ETH Zürich, 2004
13. R. Gupta, P. Evripidou, "Design and implementation of an efficient general-purpose Median-Filter network", Digital Signal Processing, Vol. 3, 1993, pp. 64-72
14. S. Hauck, T.W. Fry, M.M. Hosler, J.P. Kao, "The Chimaera Reconfigurable Functional Unit", IEEE Transactions on VLSI-Systems, 2002, pp. 206-217
15. SimpleScalar, http://www.simplescalar.com
16. SMeXXP, White Paper, http://www.pact.com
17. T. Miyamori, K. Olukotun, "A quantitative analysis of reconfigurable coprocessors for multimedia applications", IEEE Symposium on FPGAs for Custom Computing Machines, 1998
18. T. Pionteck, "Dynamisch rekonfigurierbare Architekturen fur das digitale Basisband und für die Sicherungsschicht drahtloser Netzwerke", (in german), Dissertation, Technische Universität Darmstadt, 2004
19. T. von Sydow, B. Neumann, H. Blume, T.G. Noll, "Quantitative Analysis of embedded FPGA Architectures for Arithmetic", Application Specific Systems, Architectures and Processors Conference, September 2006
20. T.G. Noll, "Application Domain Specific Embedded FPGAs for SoC Platforms", invited survey lecture at the Irish Signals and Systems Conference 2004 (ISSC'04), June 2004