xDSPcore: A compiler-based configurable digital signal processor

IEEE Micro

Volumn 24, Issue 4, 2004, Pages 67-78

  Krall, Andreas ^a   Pryanishnikov, Ivan ^a   Hirnschrott, Ulrich ^a   Panis, Christian ^b  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^b TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; DATA STORAGE EQUIPMENT; DIGITAL SIGNAL PROCESSING; EMBEDDED SYSTEMS; HIGH LEVEL LANGUAGES; OPTIMIZATION; REAL TIME SYSTEMS; SOFTWARE ENGINEERING;

COMPILER OPTIMIZATION; DIGITAL SIGNAL PROCESSOR; REGISTER ALLOCATION; SOFTWARE PIPELINING;

PROGRAM COMPILERS;

EID: 4644342443     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2004.40     Document Type: Article

References (12)

1. R. Leupers and P. Marwedel, Retargetable Compiler Technology for Embedded Systems, Kluwer Academic Publishers, 2001.
2. C. Panis, et al., "xLIW - A Scalable Long Instruction Word," Proc. Int'l Symp. Circuits and Systems (ISCAS 03), IEEE CS Press, 2003, pp. 69-72.
3. C. Panis, et al., "A Scalable Instruction Buffer for a Configurable DSP Core, Proc. 29th Int'l European Solid State Circuits Conf. (ESSCIRC 03), IEEE Press, 2003, pp. 49-52.
4. C. Panis, et al., "FSEL - Selective Predicated Execution for a Configurable DSP Core," Proc. Symp. VLSI Emerging Trends in VLSI Systems Design (ISVLSI 04), IEEE CS Press, 2004, pp. 317-320.
5. C. Panis, et al., "DSPxPlore: Design Space Exploration Methodology for an Embedded DSP Core," Proc. Symp. Applied Computing (SAC 04), ACM Press, 2004, pp. 876-883.
6. J. Runeson and S.O. Nystrom, "Retargetable Graph-Coloring Register Allocation for Irregular Architectures," Proc. 7th Int'l Workshop Software and Compilers for Embedded Systems (SCOPES 03), http://user.it.uu.se/~svenolof/wpo/AllocSCOPES2003.20030626b.pdf, Sept. 2003.
7. B. Scholz and E. Eckstein, "Register Allocation for Irregular Architectures," Proc, Joint-Conf. Languages, Compilers, and Tools for Embedded Systems: Software and Compilers for Embedded Systems (LCTES/SCOPES 02), ACM Press, 2002, pp. 139-148.
8. U. Hirnschrott, A. Krall, and B. Scholz, "Graph-Coloring Versus Optimal Register Allocation for Optimizing Compilers, Proc, Joint Modular Language Conf, (JMLC 03), Lecture Notes in Computer Science, Springer Press, 2003, pp. 202-213.
9. Pryanishnikov, et al., "Pointer Alignment Analysis for Processors with SIMD Instruction," Proc. 5th Workshop on Media and Streaming Processors (MICRO 36), Christian Doppler Laboratory Publications, Dec. 2003, http://www.complang.tuwien.ac.at/cd/publications.html.
10. B.R. Rau, "Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops," Proc. 27th Ann. Int'l Symp, Microarchitecture MICRO 27), ACM Press, 1994, pp. 63-74.
11. A.P. Chandrakasan, et al., "Low-Power CMOS Digital Design," IEEE Journal of Solid-State Circuits, vol. 27, no. 4, Apr. 1992, pp. 473-484.
12. U. Hirnschrott and A. Krall, "VLIW Operation Refinement for Reducing Energy Consumption," Proc. Int'l Symp. System-On-Chip (SOC 03), 2003, http://www.complang.tuwien.ac.at/cd/soc2003.pdf.