Register allocation for irregular architectures

Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems

Volumn , Issue , 2002, Pages 139-148

  Scholz, Bernhard ^a   Eckstein, Erik ^b  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^b ATAIR Software GmbH   (Austria)

Author keywords

Boolean Quadratic Problem; Register Allocation

Indexed keywords

GRAPH THEORY; OPTIMIZATION; PROBLEM SOLVING; PROGRAM COMPILERS; STORAGE ALLOCATION (COMPUTER);

REGISTER ALLOCATION;

COMPUTER ARCHITECTURE;

EID: 0036979987     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/513829.513854     Document Type: Conference Paper

References (14)

1. Andrew Appel and Lal George. Optimal spilling for CISC machines with few registers. ACM SIGPLAN Notices, 36(5):243-253, May 2001.
2. P. Briggs, K. D. Cooper, and L. Torczon. Improvements to graph coloring register allocation. ACM Transactions on Programming Languages and Systems (TOPLAS), 16(3):428-455, May 1994.
3. G. J. Chaitin. Register allocation and spilling via graph coloring. ACM SIGPLAN Notices, 17(6):98-105, June 1982.
4. P. Briggs K. D. Cooper and L. Torczon. Coloring register pairs. ACM Letters on Programming Languages and Systems, (TOPLAS), 1(1):3-13, March 1992.
5. G. Finke, R.E. Burkard, and F. Rendl. Quadratic assignment problems. Annals of Discrete Mathematics, 31:61-82, 1987.
6. Lal George and Andrew W. Appel. Iterated register coalescing. ACM Transactions on Programming Languages and Systems, 18(3):300-324, May 1996.
7. David W. Goodwin and Kent D. Wilken. Optimal and near-optimal global register allocation using 0-1 integer programming. Software & Practice and Experience, 26(8):929-965, August 1996.
8. T. Kong and K. D. Wilken. Precise register allocation for irregular register architectures. In Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-98), pages 297-307, Los Alamitos, November 30-December 2 1998. IEEE Computer Society.
9. B. R. Nickerson. Graph coloring register allocation for processors with multi-register operannds. ACM SIGPLAN 1990 Conf. on Compiler Construction, SIGPLAN Notices, 25(6):40-52, June 1990.
10. Homepage of Atair Software GmbH. www.atair.co.at/oce.
11. Homepage of Infineon. www.infineon.com/dsp.
12. Jinpyo Park and Soo-Mook Moon. Optimistic register coalescing. In Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques (PACT '98), pages 196-204, Paris, France, October 12-18, 1998. IEEE Computer Society Press.
13. Michael D. Smith and Glenn Holloway. Graph-coloring register allocation for irregular architectures. Technical report, Harvard University, 2000.
14. Wayne L. Winston. Introduction to Mathematical Programming. International Thomson Publishing, 1995.