VLIW operation refinement for reducing energy consumption

2003 International Symposium on System-on-Chip, SoC 2003 - Proceedings

Volumn , Issue , 2003, Pages 131-134

  Hirnschrott, Ulrich ^a   Krall, Andreas ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

BASIC BLOCKS; COMPILER OPTIMIZATIONS; DSP BENCHMARKS; DYNAMIC POWER DISSIPATION; ENERGY CONSUMPTION; FUNCTIONAL UNITS; GENETIC EVOLUTION; INSTRUCTION FETCH; LOW POWER; MOBILE COMPUTERS; OBJECTIVE FUNCTIONS; OPERATION REFINEMENT; OPTIMAL ALGORITHM; REDUCING ENERGY CONSUMPTION; SOFTWARE OPTIMIZATION; SWITCHING ACTIVITIES; VARIABLE LENGTH; VLIW ARCHITECTURES; VLIW PROCESSOR;

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; BIOLOGY; DYNAMIC PROGRAMMING; ENERGY UTILIZATION; HAMMING DISTANCE; OPTIMIZATION; PROGRAMMABLE LOGIC CONTROLLERS;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 3042849412     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low power CMOS digital design," IEEE Journal of Solid State Circuits, vol. 27, no. 4, pp. 473-484, 1992.
2. C.-L. Su, C.-Y. Tsui, and A. M. Despain, "Low power architecture design and compilation techniques for high-performance processors," in Proceedings of IEEE CompCon'94. IEEE, April 1994, pp. 489-498.
3. V. Tiwari, S. Malik, and A. Wolfe, "Compilation techniques for low energy: An overview," in Proceedings of the 1994 IEEE Symposium on Low Power Electronics. IEEE, October 1994.
4. M. C. Toburen, T. M. Conte, and M. Reilly, "Instruction scheduling for low power dissipation in high performance processors," in Proceedings of the Power Driven Micro-architecture Workshop at ISCA '98. ACM, June 1998.
5. A. Parikh, M. T. Kandemir, N. Vijaykrishnan, and M. J. Irwin, "Instruction scheduling based on energy and performance constraints," in Annual Workshop on VLSI (WVLSI'00). IEEE, 2000.
6. C. Lee, J. K. Lee, and T. Hwang, "Compiler Optimization on Instruction Scheduling for Low Power," in Proceedings of the 13th conference on International Symposium on System Synthesis. ACM Press, 2000, pp. 55-60.
7. D. Shin and J. Kim, "An operation rearrangement technique for low-power VLIW instruction fetch," in Proceedings of Workshop on Complexity-Effective Design, June 2000.
8. D. Shin, J. Kim, and N. Chang, "An operation rearrangement technique for power optimization in VLIW instruction fetch," in Proceedings of Design, Automation and Test in Europe, Date'01. ACM, March 2001, pp. 809-817.
9. T. Stouraitis, "Low Power Software Development for Embedded Applications," University of Patras, Tech. Rep., 2001.
10. K. won Choi and A. Chatterjee, "Efficient instruction-level optimization methodology for low-power embedded systems," in Proceedings of International Synmposium on System Synthesis ISSS 01, October 2001, pp. 147-152.