DSPxPlore - Design space exploration methodology for an embedded DSP core

Proceedings of the ACM Symposium on Applied Computing

Volumn 1, Issue , 2004, Pages 876-883

  Panis, Christian ^a   Hirnschrott, Ulrich ^b   Laure, Gunther ^c   Lazian, Wolfgang ^c   Nurmi, Jari ^d  

^a Carinthian Tech Institute   (Austria)

^b VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^c INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

^d TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

Design Space Exploration; DSPxPlore; Embedded DSP

Indexed keywords

DESIGN SPACE EXPLORATION; DIGITAL SIGNAL PROCESSORS (DSP)XPLORE; EMBEDDED DIGITAL SIGNAL PROCESSORS (DSP); HARDWARE IMPLEMENTATIONS;

AEROSPACE ENGINEERING; COMPUTER PROGRAMMING; DIGITAL SIGNAL PROCESSING; MICROCONTROLLERS; OPTIMIZATION; PROJECT MANAGEMENT; SILICON;

CMOS INTEGRATED CIRCUITS;

EID: 2442619275     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. www.arc.com
2. www.tensilica.com
3. Hennessy, J. L., Patterson, D. A., Computer Architecture. A Quantitative Approach, Morgan Kaufmann Publishers, San Mateo CA, 1996.
4. Panis, C., Bramberger, M., Grünbacher, H., and Nurmi, J., A Scaleable Instruction Buffer for a Configurable DSP Core, ESSCIRC 2003, Lissabon, Portugal, 2003.
5. Lapsley, P., Bier, J., Shoham, A., and Lee, E.A., DSP Processor Fundamentals, Architectures and Features, IEEE Press, New York, 1997.
6. Sima, D., Fountain, T., and Kacsuk, P., Advanced Computer Architectures: A Design Space Approach, Addison Wesley Publishing Company, Harlow, 1997.
7. Morgan, R., Building an Optimizing Compiler, Digital Press, 1998.
8. Panis, C., Leitner, R., Grünbacher, H., and Nurmi, J., xLIW - a Scaleable Long Instruction Word, ISCAS 2003, Bangkok, Thailand, 2003.
9. Panis, C., Leitner, R., Grünbacher, H., and Nurmi, J., Align Unit for a Configurable DSP Core, CSS 2003, Cancun, Mexico, 2003.
10. Himschrott, U., and Krall, A., VLIW Operation Refinement for Reducing Energy Consumption, Proceedings of International Symposium on System-on-Chip '03, Tampere, 2003.
11. Shin, D., Kim, J., and Chang, N., An Operation Rearrangement Technique for Power Optimization in (VLIW) Instruction Fetch, ACM, Munich, 2001.
12. Choi, K., and Chatterjee, A., Efficient Instruction-Level Optimization Methodology for Low-Power Embedded Systems, Proceedings of International Symposium on System Synthesis ISSS 01, 2001.
13. Chandrakasan, A., Sheng, S., and Brodersen, R., Low-Power (CMOS) Digital Design, Design. JSSC, Nr.4, 1992.
14. thASCA, pp. 135-48, 1981.
15. Albert D. and Avnon D., Architecture of the Pentium Microprocessors, IEEE Micro, Juni 1993.
16. Heinrich J., MIPS1000 Microprocessor Users Manual Alpha Draft 11.Oct, Mips Technologies Inc., Mountain View. Ca, 1994
17. Motorola Inc., Power PC620 RISC Microprocessor Technical Summary, MPC 620/D, Motorola Inc., 1994
18. Lee J.K.F. and Smith A.J., Branch prediction strategies and branch target buffer design, Computer 17(1), pp.6-22, 1984.
19. Pnevmatikos D.N. and Soshi G.S., Guarded Execution and branch prediction in dynamic ILP processors, In Proc. 21. ISCA.pp. 120-9, 1994.
20. Texas Instruments, TMS320C6000 CPU and Instruction Set Reference Guide, Texas Instruments, 10.2000.