-
2
-
-
0002435274
-
Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture
-
D. A. B. Miller and H. M. Ozaktas, "Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture," J. Parallel Distrib. Comput., vol. 41, pp. 42-52, 1997.
-
(1997)
J. Parallel Distrib. Comput.
, vol.41
, pp. 42-52
-
-
Miller, D.A.B.1
Ozaktas, H.M.2
-
4
-
-
21544474632
-
Extreme sensitivity in the lift-off of epitaxial GaAs films
-
E. Yablonovitch, T. Gmitter, J. P. Harbison, and R. Bhat, "Extreme sensitivity in the lift-off of epitaxial GaAs films," Appl. Phys. Lett., vol. 51, pp. 2222-2224, 1987.
-
(1987)
Appl. Phys. Lett.
, vol.51
, pp. 2222-2224
-
-
Yablonovitch, E.1
Gmitter, T.2
Harbison, J.P.3
Bhat, R.4
-
5
-
-
10744231105
-
The heterogeneous integration of optical interconnections into integrated microsystems
-
Mar.-Apr
-
N. M. Jokerst, M. A. Brooke, S. Cho, S. ilkinson, M. Vrazel, S. Fike, J. Tabler, Y. J. Joo, S. Seo, D. S. Wils, and A. Brown, "The heterogeneous integration of optical interconnections into integrated microsystems," IEEE J. Select. Topics Quantum Electron., vol. 9, pp. 350-360, Mar.-Apr. 2003.
-
(2003)
IEEE J. Select. Topics Quantum Electron.
, vol.9
, pp. 350-360
-
-
Jokerst, N.M.1
Brooke, M.A.2
Cho, S.3
Ilkinson, S.4
Vrazel, M.5
Fike, S.6
Tabler, J.7
Joo, Y.J.8
Seo, S.9
Wils, D.S.10
Brown, A.11
-
6
-
-
10744232722
-
Implementation of active interposer for high-speed and low-cost chip level optical interconnects
-
Mar.-Apr
-
T. Mikawa, M. Kinoshita, K. Hiruma, T. Ishitsuka, M. Okabe, S. Hiramatsu, H. Furuyama, T. Matsui, K. Kumai, O. Ibaragi, and M. Bonkohara, "Implementation of active interposer for high-speed and low-cost chip level optical interconnects," IEEE J. Select. Topics Quantum Electron., vol. 9, pp. 452-459, Mar.-Apr. 2003.
-
(2003)
IEEE J. Select. Topics Quantum Electron.
, vol.9
, pp. 452-459
-
-
Mikawa, T.1
Kinoshita, M.2
Hiruma, K.3
Ishitsuka, T.4
Okabe, M.5
Hiramatsu, S.6
Furuyama, H.7
Matsui, T.8
Kumai, K.9
Ibaragi, O.10
Bonkohara, M.11
-
7
-
-
0032629480
-
Hybrid integration of VCSEL's to CMOS integrated circuits
-
Mar.-Apr
-
R. Pu, C. Duan, and C. Wilmsen, "Hybrid integration of VCSEL's to CMOS integrated circuits," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 201-208, Mar.-Apr. 1999.
-
(1999)
IEEE J. Select. Topics Quantum Electron.
, vol.5
, pp. 201-208
-
-
Pu, R.1
Duan, C.2
Wilmsen, C.3
-
8
-
-
0242577382
-
Three-Dimensional self-organized micro optoelectronic systems for board-level reconfigurable optical interconnects-performance modeling and simulation
-
Mar.-Apr
-
T. Yoshimura, M. Ojima, Y. Arai, and K. Asama, "Three-Dimensional self-organized micro optoelectronic systems for board-level reconfigurable optical interconnects-performance modeling and simulation" IEEE J. Select. Topics Quantum Electron., vol. 9, pp. 492-511, Mar.-Apr. 2003.
-
(2003)
IEEE J. Select. Topics Quantum Electron.
, vol.9
, pp. 492-511
-
-
Yoshimura, T.1
Ojima, M.2
Arai, Y.3
Asama, K.4
-
9
-
-
0001697718
-
Proposal of optoelectronic substrate with film/Z-connection based on OE-film
-
T. Yoshimura, J. Roman, Y. Takahashi, M. Lee, B. Chou, S. I. Beilin, W. V. Wang, and M. Inao, "Proposal of optoelectronic substrate with film/Z-connection based on OE-film," in Proc. 3rd Int. Electronics Manufacturing Technology/Int. Microelectronics Conf. (IEMT/IMC) Symp., 1999, pp. 140-145.
-
(1999)
Proc. 3rd Int. Electronics Manufacturing Technology/Int. Microelectronics Conf. (IEMT/IMC) Symp.
, pp. 140-145
-
-
Yoshimura, T.1
Roman, J.2
Takahashi, Y.3
Lee, M.4
Chou, B.5
Beilin, S.I.6
Wang, W.V.7
Inao, M.8
-
10
-
-
0033730257
-
Optoelectronic scalable substrates based on film/Z-connection and its application to film optical link module (FOLM)
-
T. Yoshimura, "Optoelectronic scalable substrates based on film/Z-connection and its application to film optical link module (FOLM ," in Proc. SPIE, vol. 3952, 2000, pp. 202-213.
-
(2000)
Proc. SPIE
, vol.3952
, pp. 202-213
-
-
Yoshimura, T.1
-
11
-
-
4644300004
-
Systems based on opto-electronic substrates with electrical and optical interconnections and methods for making
-
Jan. 29
-
T. Yoshimura, Y. Takahashi, M. Inao, M. Lee, W. Chou, S. Beilin, W.-C. Wang, J. Roman, and T. Massingill, "Systems based on opto-electronic substrates with electrical and optical interconnections and methods for making," U.S. Patent 6 343 171, Jan. 29, 2002.
-
(2002)
U.S. Patent 6 343 171
-
-
Yoshimura, T.1
Takahashi, Y.2
Inao, M.3
Lee, M.4
Chou, W.5
Beilin, S.6
Wang, W.-C.7
Roman, J.8
Massingill, T.9
-
12
-
-
0036293003
-
Photolithographic packaging with selectively occupied repeated transfer (PL-Pack with SORT) for scalable optical link multi-chip-module (S-FOLM)
-
Jan
-
T. Yoshimura, K. Kumai, T. Mikawa, O. Ibaragi, and O. Bonkohara, "Photolithographic packaging with selectively occupied repeated transfer (PL-Pack with SORT) for scalable optical link multi-chip-module (S-FOLM)," IEEE Trans. Electron. Packag. Manufact., vol. 25, pp. 19-25, Jan. 2002.
-
(2002)
IEEE Trans. Electron. Packag. Manufact.
, vol.25
, pp. 19-25
-
-
Yoshimura, T.1
Kumai, K.2
Mikawa, T.3
Ibaragi, O.4
Bonkohara, O.5
-
13
-
-
0037303801
-
Three-dimensional micro-optical switching system architecture using slab-waveguide-based micro-optical switches
-
T. Yoshimura, S. Tsukada, S. Kawakami, M. Ninomiya, Y. Arai, H. Kurokawa, and K. Asama, "Three-dimensional micro-optical switching system architecture using slab-waveguide-based micro-optical switches," Opt. Eng., vol. 42, pp. 439-446, 2003.
-
(2003)
Opt. Eng.
, vol.42
, pp. 439-446
-
-
Yoshimura, T.1
Tsukada, S.2
Kawakami, S.3
Ninomiya, M.4
Arai, Y.5
Kurokawa, H.6
Asama, K.7
-
14
-
-
1442336644
-
Predicted insertion loss reductions achieved by implementing three-dimensional micro optical network in chip-scale optical interconnects
-
Feb
-
T. Yoshimura, Y. Arai, H. Kurokawa, and K. Asama, "Predicted insertion loss reductions achieved by implementing three-dimensional micro optical network in chip-scale optical interconnects," IEEE Photon. Technol. Lett., vol. 16, pp. 647-649, Feb. 2004.
-
(2004)
IEEE Photon. Technol. Lett.
, vol.16
, pp. 647-649
-
-
Yoshimura, T.1
Arai, Y.2
Kurokawa, H.3
Asama, K.4
-
15
-
-
1542336908
-
Simulation on cross-talk reduction in multi-mode-waveguide-based micro optical switching systems using single mode filters
-
Feb
-
T. Yoshimura, M. Ojima, Y. Arai, N. Fujimoto, and K. Asama, "Simulation on cross-talk reduction in multi-mode-waveguide-based micro optical switching systems using single mode filters," Appl. Opt., vol. 43, pp. 1390-1395, Feb. 2004.
-
(2004)
Appl. Opt.
, vol.43
, pp. 1390-1395
-
-
Yoshimura, T.1
Ojima, M.2
Arai, Y.3
Fujimoto, N.4
Asama, K.5
-
16
-
-
0003201878
-
Method of producing optical waveguide system, optical device and optical coupler employing the same, optical network and optical circuit board
-
June 27
-
T. Yoshimura et al., "Method of producing optical waveguide system, optical device and optical coupler employing the same, optical network and optical circuit board," U.S. Patent 6 081 632, June 27, 2000.
-
(2000)
U.S. Patent 6 081 632
-
-
Yoshimura, T.1
-
17
-
-
0034478737
-
Self-organizing waveguide coupling method "SOLNET" and its application to film optical circuit substrates
-
T. Yoshimura, J. Roman, Y. Takahashi, W. V. Wang, M. Inan, T. Ishitsuka, K. Tsukamoto, K. Motoyoshi, and W. Sotoyama, "Self-organizing waveguide coupling method "SOLNET" and its application to film optical circuit substrates," in Proc. 50th Electronic Components Technology Conf. (ECTC), 2000, pp. 962-969.
-
(2000)
Proc. 50th Electronic Components Technology Conf. (ECTC)
, pp. 962-969
-
-
Yoshimura, T.1
Roman, J.2
Takahashi, Y.3
Wang, W.V.4
Inan, M.5
Ishitsuka, T.6
Tsukamoto, K.7
Motoyoshi, K.8
Sotoyama, W.9
-
18
-
-
0035441438
-
Self-organizing lightwave network (SOLNET) and its application to film optical circuit substrates
-
Sept
-
T. Yoshimura, J. Roman, Y. Takahashi, W. V. Wang, M. Inao, T. Ishituka, K. Tsukamoto, K. Motoyoshi, and W. Sotoyama, "Self-organizing lightwave network (SOLNET) and its application to film optical circuit substrates," IEEE Trans. Comp., Packag. Technol., vol. 24, pp. 500-509, Sept. 2001.
-
(2001)
IEEE Trans. Comp., Packag. Technol.
, vol.24
, pp. 500-509
-
-
Yoshimura, T.1
Roman, J.2
Takahashi, Y.3
Wang, W.V.4
Inao, M.5
Ishituka, T.6
Tsukamoto, K.7
Motoyoshi, K.8
Sotoyama, W.9
-
19
-
-
84950291768
-
Optical component coupling using self-written waveguides
-
Amsterdam, The Netherlands, Tu. L. 1.5
-
N. Hirose, T. Yoshimura, and O. Ibaragi, "Optical component coupling using self-written waveguides," in Proc. Eur. Conf. Optical Communications (ECOC'01), Amsterdam, The Netherlands, 2001, Tu. L. 1.5, pp. 140-141.
-
(2001)
Proc. Eur. Conf. Optical Communications (ECOC'01)
, pp. 140-141
-
-
Hirose, N.1
Yoshimura, T.2
Ibaragi, O.3
-
20
-
-
3543149061
-
Optical fiber interconnection by using self-written waveguides
-
F. Huang, H. Takase, Y. Eriyama, and T. Ukachi, "Optical fiber interconnection by using self-written waveguides," in Proc. 9th Int. Conf. Rad. Tech. Asia, 2003, pp. 637-639.
-
(2003)
Proc. 9th Int. Conf. Rad. Tech. Asia
, pp. 637-639
-
-
Huang, F.1
Takase, H.2
Eriyama, Y.3
Ukachi, T.4
-
21
-
-
3543078813
-
Single-mode optical fiber interconnection by using self-written waveguides
-
Seattle, WA
-
F. Huang, "Single-mode optical fiber interconnection by using self-written waveguides," in Proc. 12th Int. Conf. Polymer Opitcal Fiber, Seattle, WA, 2003, pp. 199-202.
-
(2003)
Proc. 12th Int. Conf. Polymer Opitcal Fiber
, pp. 199-202
-
-
Huang, F.1
-
22
-
-
0242493140
-
Optoelectronic multichip module packaging technologies and optical input/output interface chip-level packages for the next generation of hardware systems
-
Mar.-Apr
-
H. Takahara, "Optoelectronic multichip module packaging technologies and optical input/output interface chip-level packages for the next generation of hardware systems," IEEE J. Select. Topics Quantum Electron., vol. 9, pp. 443-451, Mar.-Apr. 2003.
-
(2003)
IEEE J. Select. Topics Quantum Electron.
, vol.9
, pp. 443-451
-
-
Takahara, H.1
-
23
-
-
0034833279
-
SMT-compatible optical I/O packaging for chip-level optical interconnects
-
Y. Ishii, S. Koike, Y. Arai, and Y. Ando, "SMT-compatible optical I/O packaging for chip-level optical interconnects," in Proc. 51th Electronic Components Technology Conf. (ECTC 2001), 2001, pp. 870-875.
-
(2001)
Proc. 51th Electronic Components Technology Conf. (ECTC 2001)
, pp. 870-875
-
-
Ishii, Y.1
Koike, S.2
Arai, Y.3
Ando, Y.4
|