An efficient ΣΔ ADC architecture for low oversampling ratios

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 1, 2004, Pages 63-71

  Márkus, János ^a   Temes, Gabor C ^b  

^a BUDAPEST UNIVERSITY OF TECHNOLOGY AND ECONOMICS   (Hungary)

^b OREGON STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER SIMULATION; DELTA SIGMA MODULATION; DIGITAL FILTERS; MODULATORS; OPTIMIZATION; SENSITIVITY ANALYSIS; SIGNAL TO NOISE RATIO; SPURIOUS SIGNAL NOISE;

LESLIE-SINGH STRUCTURES; MODIFIED SINC FILTER; MULTISTAGE DELTA SIGMA MODULATOR; NOISE TRANSFER FUNCTION; OPTIMIZED NOISE TRANSFER FUNCTION; REDUCED SAMPLE RATE;

INTEGRATED CIRCUIT LAYOUT;

EID: 4644309483     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.821280     Document Type: Article

References (23)

1. T. C. Leslie and B. Singh, "An improved sigma-delta modulator architecture," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'90), vol. 1, New Orleans, LA, May 1-3, 1990, pp. 372-375.
2. W. Qin, B. Hu, and X. Ling, "Sigma-delta ADC with reduced sample rate multibit quantizer," IEEE Trans. Circuits Syst. II, vol. 46, pp. 824-828, June 1999.
3. R. Schreier, "An empirical study of high-order single-bit delta-sigma modulators," IEEE Trans. Circuits Syst. II, vol. 40, pp. 461-466, Aug. 1993.
4. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press, 1997.
5. B. P. Brandt, "Oversampled analog-to-digital conversion," Ph.D. dissertation, Stanford Univ., Stanford, CA, 1991.
6. Y. Geerts, M. S. J. Steyaert, and W. Sansen, "A high performance multibit ΔΣ CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, pp. 1829-40, Dec. 2000.
7. X. Wang, U. Moon, G. C. Temes, and P. Kiss, "Digital correlation technique for the estimation and correction of DAC errors in multibit MASH ΔΣ ADC's," in Proc. 4th Int. Conf. Advanced A/D and D/A Conversion Techniques and Their Applications; 7th Eur. Workshop on ADC Modeling and Testing (ADDA-EWADC 2002), Prague, Czech Republic, June 26-28, 2002, pp. 39-42.
8. X. Wang, U. Moon, M. Liu, and G. C. Temes, "Digital correlation technique for the estimation and correction of DAC errors in multibit MASH delta-sigma ADC's," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'2002), vol. IV, Scottsdale, AZ, May 26-29, 2002, pp. 691-694.
9. L. Lo Presti, "Efficient modified-sinc filters for sigma-delta A/D converters," IEEE Trans. Circuits Syst. II, vol. 47, pp. 1204-1213, Nov. 2000.
10. J. Márkus and G. C. Temes, "An efficient delta-sigma noise-shaping architecture for wideband applications," in Proc. 4th Int. Conf. Advanced A/D and D/A Conversion Techniques and their Applications; 7th Eur. Workshop on ADC Modeling and Testing (ADDA-EWADC 2002), Prague, Czech Republic, June 26-28, 2002, pp. 35-38.
11. E. B. Hogenauer, "An economical class of digital filters for decimation and interpolation," IEEE Trans. Acoust., Speech Signal Processing, vol. ASSP-29, pp. 155-162, Apr. 1981.
12. J. C. Candy, "Decimation for sigma delta modulation," IEEE Trans. Commun., vol. 34, pp. 72-76, Jan. 1986.
13. J. Robert and P. Deval, "A second-order high-resolution incremental A/D converter with offset and charge injection compensation," IEEE J. Solid-State Circuits, vol. 23, pp. 736-741, June 1988.
14. J. Silva, U. Moon, J. Steensgaard, and G. C. Temes, "A wideband low-distortion delta-sigma ADC topology," Electron. Lett., vol. 37, no. 12, pp. 737-738, June 2001.
15. W. L. Lee and C. G. Sodini, "A topology for higher order interpolative coders," in Proc. IEEE Int. Symp. Circuits and Systems, Philadelphia, PA, May 4-7, 1987, pp. 459-462.
16. R. Schreier. (2003) The Delta-Sigma Toolbox v6.0 (Delsig). [Online]. Available: http://www.mathworks.com/matlabcentral/fileexchange/
17. G. C. Temes, "Finite amplifier gain and bandwidth effects in switched-capacitor filters," IEEE J. Solid-State Circuits, vol. 15, pp. 358-61, June 1980.
18. G. Cauwenberghs and G. C. Temes, "Adaptive digital correction of analog errors in MASH ADC's-part I. Off-line and blind on-line calibration," IEEE Trans. Circuits Syst. II, vol. 47, pp. 621-28, July 2000.
19. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, pp. 1584-1614, Nov. 1996.
20. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, vol. 42, pp. 753-762, Dec. 1995.
21. U. Moon, J. Silva, J. Steensgaard, and G. C. Temes, "A switched-capacitor DAC with analog mismatch correction," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'2000), Geneva, Switzerland, May 28-31, 2000, pp. 421-424.
22. P. Kiss, U. Moon, I. Steensgaard, J. T. Stonick, and G. C. Temes, "Multibit delta-sigma ADC with mixed-mode DAC error correction," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'2001), Sydney, Australia, May 6-9, 2001, pp. 280-283.
23. L. Lo Presti and A. Akhdar, "Efficient antialiasing decimation filter for ΔΣ converters," in Proc. 5th IEEE Int. Conf. Electronics, Circuits, and Systems (ICESC '98), vol. 1, Lisboa, Portugal, Sept. 7-10, 1998, pp. 367-370.