Sigma-delta ADC with reduced sample rate multibit quantizer

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 6, 1999, Pages 824-828

  Qin, Wei ^a   Hu, Bo ^a   Ling, Xieting ^a  

^a FUDAN UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DELTA SIGMA MODULATION; DIGITAL FILTERS; MATHEMATICAL MODELS; SAMPLING; SPURIOUS SIGNAL NOISE; TRANSFER FUNCTIONS;

LESLIE-SINGH ARCHITECTURE; MULTIBIT QUANTIZER; OVERSAMPLING CONVERTERS;

ANALOG TO DIGITAL CONVERSION;

EID: 0033148430     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.769792     Document Type: Article

References (11)

1. T.C. Leslie and B. Singh, "An improved sigma-delta modulator architecture," in Proc. IEEE Int. Symp. Circuits and Systems '85, p. 372.
2. W.L. Lee and G.C. Sodini, "A topology for higher order interpolative coders," in Proc. IEEE Int. Symp. Circuits and Systems '87, p. 459.
3. R.W. Adams, P.F. Ferguson, A. Ganesan, S. Vincelette, A. Volpe, and R. Libert, "Theory and practical implementation of a fifth-order sigmadelta A/D converter," J. Audio Eng. Soc., vol. 39, pp. 515-528, July 1991.
4. Y. Matsuya, K. Uchimura, A. Iwata, T. Kobayashi, M. Ishikawa, and T. Yoshitome, "A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping," IEEE J. Solid-State Circuits, vol. 22, pp. 921-929, Dec. 1987.
5. S.R. Norsworthy, R. Schreier, and G.C. Ternes, Delta-Sigma Data Converters-Theory, Design and Simulation. New York: IEEE Press, 1997.
6. L.A. Williams, III and B.A. Wooley, "Third-order cascaded sigmadelta modulators," IEEE Trans. Circuits Syst., vol. 38, pp. 489-197, May 1991.
7. J.C. Candy, "Decimation for sigma delta modulation," IEEE Trans. Commun., vol. COM-34, pp. 72-76, Jan. 1986.
8. R. Harjani and T.A. Lee, "FRC: A method for extending the resolution of Nyquist rate converters using oversampling," IEEE Trans. Circuits and Systems II, vol. 45, pp. 482-94, Apr. 1998.
9. K. Huag, F. Maloberti, and G. Ternes, "Switched-capacitor integrators with low finite-gain sensitivity," Electron. Lett., vol. 21, pp. 1156-1157, Nov. 1985.
10. The Simulink Manual, The Mathworks, Inc., Natick, MA, 1997.
11. B.P. Brandt and B.A. Wooley, "A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion," IEEE J. Solid-State Circuits, vol. 26, pp. 1746-1756, Dec. 1991.