Reducing the space complexity of pipelined routing using modified range encoding

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 613-618

  Carroll, Allan ^a   Ebeling, Carl ^a  

^a University of Washington   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DELAY CIRCUITS; FUZZY LOGIC; INTERCONNECTION NETWORKS;

CIRCUIT SIZE; CONFIGURABLE; CRITICAL PATH DELAYS; FIELD PROGRAMMABLE LOGIC (FPL); INTERCONNECT ARCHITECTURES; INTERCONNECT DELAYS; INTERNATIONAL CONFERENCES; RANGE ENCODING; SPACE COMPLEXITIES;

NETWORKS (CIRCUITS);

EID: 46249128644     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311274     Document Type: Conference Paper

References (10)

1. D. Cronquist, C. Fisher, M. Figueroa, P. Franklin, and C. Ebeling, "Architecture design of reconfigurable pipelined datapaths," in Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on, Atlanta, 1999, pp. 23-40. [Online].
2. W. Tsu, K. Macy, A. Joshi, R. Huang, N. Walker, T. Tung, O. Rowhani, V. George, J. Wawrzynek, and A. DeHon, "HSRA: high-speed, hierarchical synchronous reconfigurable array," in Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays. ACM Press, 1999, pp. 125-134. [Online].
3. D. P. Singh and S. D. Brown, "The case for registered routing switches in field programmable gate arrays," in International Symposium on Field Programmable Gate Arrays. ACM Press, 2001, pp. 161-169. [Online].
4. S. Li and C. Ebeling, "QuickRoute: a fast routing algorithm for pipelined architectures," in IEEE International Conference on Field-Programmable Technology, Queensland, Australia, 2004, pp. 73-80. [Online].
5. L. McMurchie and C. Ebeling, "PathFinder: A negotiationbased performance-driven router for FPGAs," in ACM International Symposium on Field-Programmable Gate Arrays. ACM Press, 1995, pp. 111-117, Monterey, California, United States. [Online].
6. A. Sharma, C. Ebeling, and S. Hauck, "PipeRoute: A pipelining-aware router for FPGAs," in Symposium on Field Programmable Gate Arrays (FPGA03). ACM Press, 2003, pp. 68-77, New York.
7. A. Sharma, K. Compton, C. Ebeling, and S. Hauck, "Exploration of Pipelined FPGA Interconnect Structures," in ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, 2004, pp. 13-22.
8. K. Eguro and S. Hauck, "Armada: timing-driven pipeline-aware routing for FPGAs," in Symposium on Field programmable gate arrays (FPGA '06). New York, NY, USA: ACM Press, 2006, pp. 169-178.
9. B. H. Bloom, "Space/time trade-offs in hash coding with allowable errors," Communications of the ACM, vol. 13, no. 7, pp. 422-426, 1970.
10. G.N.N. Martin, "Range Encoding: an Algorithm for Removing Redundancy from a Digitized Message," in Video and Data Recording Conference, Southampton, Hampshire, UK, 1979.