QuickRoute: A fast routing algorithm for pipelined architectures

Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Volumn , Issue , 2004, Pages 73-80

  Li, Song ^a,b   Ebeling, Carl ^a  

^a University of Washington   (United States)

^b ALTERA CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PATHFINDER; PIPELINE ARCHITECTURES; PIPELINE REGISTERS; QUICKROUTE ALGORITHM;

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING LANGUAGES; COSTS; FIELD PROGRAMMABLE GATE ARRAYS; ROUTERS; TRAVELING SALESMAN PROBLEM;

LOGIC CIRCUITS;

EID: 20844446962     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. D. Cronquist, C. Fisher, M. Figueroa, P. Franklin, and C. Ebeling, "Architecture design of reconfigurable pipelined datapaths," The Conference on Advanced Research in VLSI, Atlanta, 1999.
2. A. Singh, A. Mukherjee, and M. Marek-Sadowska, "Interconnect pipelining in a throughput-intensive FPGA architecture," Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, 2001.
3. W. Tsu, K. Macy, A. Joshi, R. Huang, N. Walker, T. Tung, O. Rowhani, V. George, J. Wawrzynek, and A. DeHon, "HSRA: high-speed, hierarchical synchronous reconfigurable array," Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, 1999.
4. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer, "PipeRench: a Coprocessor for Streaming Multimedia Acceleration," 26th International Symposium on Computer Architecture (ISCA99), 1999.
5. A. Sharma, C. Ebeling, and S. Hauck, "PipeRoute: A PipeliningAware Router for FPGAs," University of Washington, EE Department Technical Report UWEETR-0018, 2002.
6. B. Awerbuch, Y. Azar, A. Blum, and S. Vempala, "Improved approximation guarantees for minimum-weight k-trees and prize-collecting salesmen," Proceedings of the twenty-seventh annual ACM symposium on Theory of computing, Las Vegas, Nevada, United States, 1995.
7. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. Taylor, "PipeRench: A Reconfigurable Architecture and Compiler," IEEE Computer, vol. 33, 2000.
8. H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. Chaves Filho, "MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications," Computers, IEEE Transactions on, vol. 49, pp. 465-481, 2000.
9. B. R. Rau, "Iterative modulo scheduling: an algorithm for software pipelining loops," Proceedings of the 27th annual international symposium on Microarchitecture, 1994.
10. B. Rau, "Iterative Modulo Scheduling," HP Labs Technical Report HPL-94-115, 1994.
11. L. McMurchie and C. Ebeling, "PathFinder: A negotiation-based performance-driven router for FPGAs," Proceedings of the third international ACM symposium on Field-programmable gate arrays, 1995.
12. C. Ebeling, L. McMurchie, S. A. Hauck, and S. Burns, "Placement and routing tools for the Triptych FPGA," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3, pp. 473-482, 1995.
13. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs: Kluwer Academic Publishers, 1999.
14. N. J. Nilsson, Principles of artificial intelligence: Morgan Kaufmann Publishers Inc., 1980.
15. R. Dechter and J. Pearl, "Generalized best-first search strategies and the optimality af A*," J. ACM, vol. 32, pp. 505-536, 1985.
16. J. S. Swartz, V. Betz, and J. Rose, "A fast routability-driven router for FPGAs," 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, Monterey, California, United States, 1998.
17. A. Sharma, C. Ebeling, and S. Hauck, "PipeRoute: A pipelining-aware router for FPGAs," ACM/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays (FPGA03), 2003.
18. A. Sharma, K. Compton, C. Ebeling, and S. Hauck, "Exploration of Pipelined FPGA Interconnect Structures," Twefth International Symposium on Field-Programmable Gate Arrays, Monterey, CA, 2004.