-
1
-
-
28344432776
-
Placement and Routing in 3D Integrated Circuits. IEEE Design and Test of Computers - Special Issue on 3D
-
Nov.-Dec
-
C. Ababei, Y. Feng, B. Goplen, H. Mogal, T. Zhang, K. Bazargan and S. Sapatnekar. Placement and Routing in 3D Integrated Circuits. IEEE Design and Test of Computers - Special Issue on 3D Integration; pp 520-531, Nov.-Dec. 2005.
-
(2005)
Integration
, pp. 520-531
-
-
Ababei, C.1
Feng, Y.2
Goplen, B.3
Mogal, H.4
Zhang, T.5
Bazargan, K.6
Sapatnekar, S.7
-
3
-
-
0030644939
-
Quadratic Placement Revisited
-
New York, NY, USA. Anais, ACM Press
-
C. Alpert; T. Chan; D. J. Huang.; I. Markov; K. Yan. Quadratic Placement Revisited. In: Proc. of the 34th Annual Conference on Design Automation, DAC 1997, New York, NY, USA. Anais... ACM Press, 1997. p.752-757.
-
(1997)
Proc. of the 34th Annual Conference on Design Automation, DAC
, pp. 752-757
-
-
Alpert, C.1
Chan, T.2
Huang, D.J.3
Markov, I.4
Yan, K.5
-
4
-
-
33747566850
-
-
K. Banerjee and S. Souri and P. Kapur and K. Saraswat. 3D-ICs: A Novel Chip Design for Improving Deep Submicrometer Interconnect Performance and Systems on-Chip Integration. Proceedings of IEEE, 89, issue 5, 2001.
-
K. Banerjee and S. Souri and P. Kapur and K. Saraswat. 3D-ICs: A Novel Chip Design for Improving Deep Submicrometer Interconnect Performance and Systems on-Chip Integration. Proceedings of IEEE, vol 89, issue 5, 2001.
-
-
-
-
6
-
-
28344452134
-
Demystifying 3D ICs: The Pros and Cons of Going Vertical. IEEE Design and Test of Computers - Special Issue on 3D
-
Nov.-Dec
-
W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. SuIe, M. Steer and P. D. Franzon; Demystifying 3D ICs: The Pros and Cons of Going Vertical. IEEE Design and Test of Computers - Special Issue on 3D Integration; pp 498-510, Nov.-Dec. 2005.
-
(2005)
Integration
, pp. 498-510
-
-
Davis, W.R.1
Wilson, J.2
Mick, S.3
Xu, J.4
Hua, H.5
Mineo, C.6
SuIe, A.M.7
Steer, M.8
Franzon, P.D.9
-
7
-
-
0034819418
-
Interconnect Characteristics of 2.5-D System Integration Scheme
-
New York, NY, USA. Anais, ACM Press
-
Y Deng; W. Maly. Interconnect Characteristics of 2.5-D System Integration Scheme. In: Proceedings of the International Symposium on Physical Design, ISPD 2001, New York, NY, USA. Anais... ACM Press, 2001. p. 171-175.
-
(2001)
Proceedings of the International Symposium on Physical Design, ISPD
, pp. 171-175
-
-
Deng, Y.1
Maly, W.2
-
8
-
-
0347409236
-
-
B. Goplen; S. Sapatnekar; Efficient Thermal Placement of Standard Cells in 3D ICs usisng Forced Directed Approach. In:Proceedings of the Internation Conference on Computer Aided Design, ICCAD 2003, November, San Jose, California, USA, 2003.
-
B. Goplen; S. Sapatnekar; Efficient Thermal Placement of Standard Cells in 3D ICs usisng Forced Directed Approach. In:Proceedings of the Internation Conference on Computer Aided Design, ICCAD 2003, November, San Jose, California, USA, 2003.
-
-
-
-
10
-
-
46249120029
-
-
Hypergraph & Circuit Partitioning at hMetis Home Page, http://glaros.dtc.umn.edu/gkhome/views/metis/hmetis/. Access on Mar 2006.
-
Hypergraph & Circuit Partitioning at hMetis Home Page, http://glaros.dtc.umn.edu/gkhome/views/metis/hmetis/. Access on Mar 2006.
-
-
-
-
11
-
-
46249117388
-
-
ISPD 2004 - IBM Standard Cell Benchmarks with Pads, http://www.public. iastate.edu/~nataraj/ISPD04_Bench.html#Benchmark_Description. Access on Mar 2006.
-
ISPD 2004 - IBM Standard Cell Benchmarks with Pads, http://www.public. iastate.edu/~nataraj/ISPD04_Bench.html#Benchmark_Description. Access on Mar 2006.
-
-
-
-
12
-
-
0042244290
-
Gravity: Fast Placement for 3D VLSI
-
New York, v, March
-
S. Obenaus, T. Szymanski. Gravity: Fast Placement for 3D VLSI. ACM Transactions on Design Automation of Electronic Systems, New York, v.8, p.69-79, March 1999.
-
(1999)
ACM Transactions on Design Automation of Electronic Systems
, vol.8
, pp. 69-79
-
-
Obenaus, S.1
Szymanski, T.2
-
13
-
-
0030686036
-
-
G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar. Multilevel hypergraph partitioning: Application in VLSI domain. In Proceedings of 34th Annual Conference on. Design Automation, DAC 1997, pages 526-529, 1997.
-
G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar. Multilevel hypergraph partitioning: Application in VLSI domain. In Proceedings of 34th Annual Conference on. Design Automation, DAC 1997, pages 526-529, 1997.
-
-
-
-
15
-
-
46249089105
-
-
P. Villarrubia, CPLACE: A Standard Cell Placement program' IBM Tech. Dis. Bull.,vol32 no. 10A, pp. 341-342, Mar. 1990.
-
P. Villarrubia, "CPLACE: A Standard Cell Placement program"' IBM Tech. Dis. Bull.,vol32 no. 10A, pp. 341-342, Mar. 1990.
-
-
-
-
16
-
-
18744381616
-
FastPlace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement,and a Hybrid Net Model
-
May
-
N. Viswanathan; C.C.-N Chu. FastPlace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement,and a Hybrid Net Model. IEEE Transactions on CAD, Volume 24, Issue 5, pp 722-733, May 2005.
-
(2005)
IEEE Transactions on CAD
, vol.24
, Issue.5
, pp. 722-733
-
-
Viswanathan, N.1
Chu, C.C.-N.2
|