메뉴 건너뛰기




Volumn 6, Issue 1, 2007, Pages 65-71

Influence of annealing treatments on the morphology and electrical properties of GeOI substrates obtained by Ge condensation

Author keywords

[No Author keywords available]

Indexed keywords

ANNEALING; CMOS INTEGRATED CIRCUITS; GERMANIUM; HOLE MOBILITY; LOGIC GATES; MORPHOLOGY;

EID: 45849087308     PISSN: 19385862     EISSN: 19386737     Source Type: Conference Proceeding    
DOI: 10.1149/1.2727388     Document Type: Conference Paper
Times cited : (7)

References (12)
  • 9
    • 45849084897 scopus 로고    scopus 로고
    • J.F. Damlencourt, R. Costa, Patent no E.N. 0601850.
    • J.F. Damlencourt, R. Costa, Patent no E.N. 0601850.
  • 12
    • 45849103745 scopus 로고    scopus 로고
    • S. Cristoloveanu and S. S. Li, Boston, MA, Kluwer (1995).
    • S. Cristoloveanu and S. S. Li, Boston, MA, Kluwer (1995).


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.