A very compact "perfectly masked" S-box for AES

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5037 LNCS, Issue , 2008, Pages 446-459

  Canright, D ^a   Batina, Lejla ^b  

^a NAVAL POSTGRADUATE SCHOOL   (United States)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

AES; Composite Galois field; DPA; Masking; S box

Indexed keywords

ALUMINUM; CALCULATIONS; COMPUTER NETWORKS; FOOD ADDITIVES; INTERNET; METROPOLITAN AREA NETWORKS; MICROFLUIDICS; NETWORK PROTOCOLS; NETWORK SECURITY; POWDERS; SMART CARDS; STANDARDS;

ADVANCED ENCRYPTION STANDARD (AES); APPLIED CRYPTOGRAPHY; DIFFERENTIAL POWER ANALYSIS (DPA); FIRST ORDERS; HEIDELBERG (CO); INTERNATIONAL CONFERENCES; INVERSE CALCULATIONS; LIMITED RESOURCES; SIDE CHANNEL ATTACK (SCA); SPRINGER (CO);

CRYPTOGRAPHY;

EID: 45749098250     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-68914-0_27     Document Type: Conference Paper

References (29)

1. Oswald, E., Mangard, S., Pramstaller, N., Rijmen, V.: A side-channel analysis resistant description of the AES S-box. In: Gilbert, H., Handschuh, H. (eds.) FSE 2005. LNCS, vol. 3557, pp. 413-423. Springer, Heidelberg (2005)
2. Canright, D.: A very compact S-box for AES. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 441-455. Springer, Heidelberg (2005)
3. Blömer, J., Guajardo, J., Krummel, V.: Provably secure masking of AES. In: Hand-schuh, H., Hasan, M.A. (eds.) SAC 2004. LNCS, vol. 3357, pp. 69-83. Springer, Heidelberg (2004)
4. Daemen, J., Rijmen, V.: The Design of Rijndael, AES - The Advanced Encryption Standard. Springer, Heidelberg (2002)
5. NIST: Specification for the ADVANCED ENCRYPTION STANDARD (AES). Technical Report FIPS PUB 197, National Institute of Standards and Technology (NIST) (November 2001)
6. Morioka, S., Satoh, A.: A 10 Gbps full-AES crypto design with a twisted-BDD S-box architecture. In: IEEE International Conference on Computer Design, pp. 98-103 (2002)
7. Weaver, N., Wawrzynek, J.: High performance, compact AES implementations in Xilinx FPGAs (2002), http://www.cs.berkeley.edu/∼nweaver/ papers/AES_in_FPGAs.pdf
8. Jarvinen, K.U., Tommiska, M.T., Skytta, J.O.: A fully pipelined memoryless 17.8 Gbps AES128 encryptor. In: FPGA 2003, ACM, New York (2003)
9. Hodjat, A., Hwang, D., Lai, B.-C., Tiri, K., Verbauwhede, I.: A 3.84 Gbits/s AES crypto coprocessor with modes of operation in a 0.18-μm CMOS technology. In: ACM Great Lakes Symposium on VLSI, pp. 60-63 (2005)
10. Morioka, S., Satoh, A.: An optimized S-box circuit arthitecture for low power AES design. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 172-186. Springer, Heidelberg (2003)
11. Rudra, A., Dubey, P.K., Jutla, C.S., Kumar, V., Rao, J.R., Rohatgi, P.: Efficient Rijndael encryption implementation with composite field arithmetic. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 171-184. Springer, Heidelberg (2001)
12. Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A compact Rijndael hardware architecture with s-box optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol. 2248, pp. 239-254. Springer, Heidelberg (2001)
13. Wolkerstorfer, J., Oswald, E., Lamberger, M.: An ASIC implementation of the AES S-boxes. In: Preneel, B. (ed.) CT-RSA 2002. LNCS, vol. 2271, pp. 67-78. Springer, Heidelberg (2002)
14. Chodowiec, P., Gaj, K.: Very compact FPGA implementation of the AES algorithm. In: D.Walter, C., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 319-333. Springer, Heidelberg (2003)
15. Feldhofer, M., Wolkerstorfer, J., Rijmen, V.: AES implementation on a grain of sand. In: IEE Proceedings on Information Security, vol. 152, pp. 13-20 (2005)
16. Rijmen, V.: Efficient implementation of the Rijndael S-box (2001), http://www.esat.kuleuven.ac .be/∼rijmen/rijndael/sbox.pdf
17. Paar, C: Efficient VLSI Architectures for Bit-Parallel Computation in Galois Fields. PhD thesis, Institute for Experimental Mathematics, University of Essen, Germany (1994)
18. Courtois, N., Pieprzyk, J.: Cryptanalysis of block ciphers with overdefined systems of equations. In: Zheng, Y. (ed.) ASIACRYPT 2002. LNCS, vol. 2501, pp. 267-287. Springer, Heidelberg (2002)
19. Murphy, S., Robshaw, M.J.B.: Essential algebraic structure within the AES. In: Yung, M. (ed.) CRYPTO 2002. LNCS, vol. 2442, pp. 1-16. Springer, Heidelberg (2002)
20. Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 388-397. Springer, Heidelberg (1999)
21. Akkar, M.L., Bévan, R., Dischamp, P., Moyart, D.: Power Analysis, What is Now Possible... In: Okamoto, T. (ed.) ASIACRYPT 2000. LNCS, vol. 1976, pp. 489-502. Springer, Heidelberg (2000)
22. Akkar, M.L., Giraud, C.: An implementation of DES and AES, secure against some attacks. In: Koç, Ç .K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 309-318. Springer, Heidelberg (2001)
23. Golić, J., Tymen, C.: Multiplicative masking and power anaylsis of AES. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 198-212. Springer, Heidelberg (2003)
24. Morioka, S., Akishita, T.: DPA attack to AES S-box circuits over composite fields. Joho Shori Gakkai Shinpojiumu Ronbunshu 2004(11) 9C-2 (2004) (in Japanese)
25. Chari, S., Jutla, C.S., Rao, J.R., Rohatgi, P.: Towards sound approaches to counteract power-analysis attacks. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 398-412. Springer, Heidelberg (1999)
26. Mangard, S., Pramstaller, N., Oswald, E.: Successfully attacking masked AES hardware implementations. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 157-171. Springer, Heidelberg (2005)
27. Mangard, S., Schramm, K.: Pinpointing the side-channel leakage of masked AES hardware implementations. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 76-90. Springer, Heidelberg (2006)
28. Satoh, A.: personal communication (July 2004)
29. Canright, D.: Masking a compact AES S-box. Technical Report NPS-MA-07-002, Naval Postgraduate School (June 2007)