Provably secure masking of AES

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3357, Issue , 2004, Pages 69-83

  Blömer, Johannes ^a   Guajardo, Jorge ^b   Krummel, Volker ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

^b INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

RANDOM PROCESSES; ALGORITHMS; HEURISTIC METHODS; SECURITY SYSTEMS;

CRYPTOGRAPHIC ALGORITHMS; GENERAL METHOD; INTERMEDIATE RESULTS; MASKING TECHNIQUE; PROVABLY SECURE; RANDOM VALUES; RANDOMIZATION TECHNIQUES; SIDE CHANNEL CRYPTANALYSIS; SIDE-CHANNEL; SIDE-CHANNEL ATTACKS;

SIDE CHANNEL ATTACK; CRYPTOGRAPHY;

ARITHMETIC OPERATIONS; CRYPTOGRAPHIC ALGORITHMS; RANDOM VALUES; RANDOMIZATION TECHNIQUES;

EID: 35048848490     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30564-4_5     Document Type: Article

References (28)

1. M.-L. Akkar, R. Bévan, and L. Goubin. Two Power Analysis Attacks against One-Mask Methods. In 11th International Workshop on Fast Software Encryption - FSE 2004, volume LNCS 3017. Springer-Verlag, 2004.
2. M.-L. Akkar and C. Giraud. An Implementation of DES and AES, Secure against Some Attacks. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2001, volume LNCS 2162, pages 309-318. Springer-Verlag, May 14-16, 2001.
3. E. Biham and A. Shamir. Power Analysis of the Key Scheduling of the AES Candidates. In Proceedings of the Second AES Candidate Conference (AES2), Rome, Italy, March 1999.
4. S. Chari, C. S. Jutla, J. R. Rao, and P. Rohatgi. Towards Sound Approaches to Counteract Power-Analysis Attacks. In Advances in Cryptology - CRYPTO '99, volume LNCS 1666, pages 398-412. Springer-Verlag, August 1999.
5. C. Clavier, J.S. Coron, and N. Dabbous. Differential Power Analysis in the Presence of Hardware Countermeasures. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2000, volume LNCS 1965, pages 252-263. Springer-Verlag, August 17-18, 2000.
6. J. Daemen and V. Rijmen. Resistance Against Implementation Attacks: A Comparative Study of the AES Proposals. In Proceedings of the Second AES Candidate Conference (AES2), Rome, Italy, March 1999.
7. m) Yielding Small Complexity Arithmetic Circuits. IEEE Transactions on Computers, 47(9):938-946, September 1998.
8. J.J.A. Fournier, S. Moore, H. Li, R. Mullins, and G. Taylor. Security Evaluation of Asynchronous Circuits. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2003, volume LNCS 2779, pages 125-136. Springer-Verlag, September 7-10, 2003.
9. J.Dj. Golic and C. Tymen. Multiplicative Masking and Power Analysis of AES. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2002, volume LNCS 2523, pages 198-212. Springer-Verlag, 2002.
10. Jovan Dj. Golić. DeKaRT: A New Paradigm for Key-Dependent Reversible Circuits. In Cryptographic Hardware and Embedded Systems - CHES 2003, volume LNCS 2779, pages 98-112. Springer Verlag, 2003.
11. L. Goubin and J. Patarin. DES and Differential Power Analysis, "The Duplication Method". In Workshop on Cryptographic Hardware and Embedded Systems - CHES 1999, volume LNCS 1717, pages 158-172. Springer-Verlag, 1999.
12. J. Guajardo and C. Paar. Itoh-Tsujii Inversion in Standard Basis and Its Application in Cryptography and Codes. Design, Codes, and Cryptography, 25(2):207-216, February 2002.
13. m) Using Normal Bases. Information and Computation, 78:171-177, 1988.
14. P. Kocher, J. Jaffe, and B. Jun. Introduction to Differential Power Analysis and Related Attacks. Technical Report, Cryptography Research, Inc., 1998.
15. P. Kocher, J. Jaffe, and B. Jun. Differential Power Analysis. In Advances in Cryptology - CRYPTO '99, volume LNCS 1666, pages 388-397. Springer-Verlag, 1999.
16. Paul C. Kocher. Timing attacks on implementations of Diffie-Hellman, RSA, DSS and other systems. In Advances in Cryptology - Proceedings of CRYPTO 1996, volume LNCS 1109, pages 104-113. Springer Verlag, 1996.
17. Francois Koeune and Jean-Jacques Quisquater. A timing attack against Rijndael. Technical Report CG-1999/1, Université Catholique de Louvain, 1999.
18. S. Mangard. A Simple Power-Analysis (SPA) Attack on Implementations of the AES Key Expansion. In Proceedings of the 5th International Conference on Information Security and Cryptology (ICISG 2002), volume LNCS 2587, pages 343-358. Springer-Verlag, 2002.
19. T.S. Messerges. Securing the AES Finalists Against Power Analysis Attacks. In B. Schneier, editor, 7th International Workshop on Fast Software Encryption - FSE 2000, volume LNCS 1978, pages 150-164. Springer-Verlag, 2001.
20. S. Moore, R. Anderson, R. Mullins, G. Taylor, and J.J.A. Fournier. Balanced Self-Checking Asynchronous Logic for Smart Card Applications. Journal of Microprocessors and Microsystems, 27(9):421-430, 2003.
21. S.B. Örs, F. Gürkaynak, E. Oswald, and B. Preneel. Power-Analysis Attack on an ASIC AES Implementation. In Proceedings of the 2004 International Symposium on Information Technology (ITCC 2004). IEEE Computer Society, 2004.
22. A. Satoh, S. Morioka, K. Takano, and S. Munetoh. A Compact Rijndael Hardware Architecture with S-Box Optimization. In Advances in Cryptology - ASIACRYPT 2001, volume LNCS 2248, pages 239-254. Springer-Verlag, 2001.
23. K. Tiri, M. Akmal, and I. Verbauwhede. A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In 28th European Solid-State Circuits Conference (ESSCIRC 2002), 2002.
24. K. Tiri and I. Verbauwhede. Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology. In C.D. Walter, Ç. K. Koç, and C. Paar, editors, Workshop on Cryptographic Hardware and Embedded Systems - CHES 2003, volume LNCS 2779, pages 125-136. Springer-Verlag, 2003.
25. E. Trichina. Combinational logic design for aes subbyte transformation on masked data. Cryptology eprint archive: Report 2003/236, IACR, November 11, 2003.
26. E. Trichina, D. De Seta, and L. Germani. Simplified Adaptive Multiplicative Masking for AES. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2002, volume LNCS 2523, pages 187-197. Springer-Verlag, 2002.
27. U.S. Department of Commerce/National Institute of Standard and Technology. FIPS PUB 197, Specification for the Advanced Encryption Standard (AES), November 2001. Available at http://csrc.nist.gov/encryption/aes.
28. P. Voigtländer. Entwicklung einer Hardwarearchitektur für einen AES-Coprozessor. Diplomarbeit, Fachbereich Informatik, Mathematik und Naturwissenshaften, Technische Informatik, HTWK Leipzig, Germany, May 2, 2003.