Accurate analysis of interconnect trees with distributed RLC model and moment matching

IEEE Transactions on Microwave Theory and Techniques

Volumn 52, Issue 9 II, 2004, Pages 2199-2206

  Li, Xiao Chun ^a   Mao, Jun Fa ^a   Huang, Hui Fen ^a  

^a SHANGHAI JIAO TONG UNIVERSITY   (China)

Author keywords

Distributed RLC model; Interconnect trees; Moment matching

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; ITERATIVE METHODS; MATHEMATICAL MODELS; MATRIX ALGEBRA; TIME DOMAIN ANALYSIS; TRANSFER FUNCTIONS; TREES (MATHEMATICS); WAVEFORM ANALYSIS;

DISTRIBUTED RLC MODEL; INTERCONNECTED TREES; MOMENT MATCHING;

INTEGRATED CIRCUIT LAYOUT;

EID: 4544327948     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2004.834539     Document Type: Article

References (18)

1. T. Sakurai, "Approximation of wiring delay in MOSFET LSI," IEEE J. Solid-State Circuits, vol. SSC-18, pp. 418-426, Aug. 1983.
2. J. Rubinstein, P. Penfield, Jr., and M. A. Horowitz, "Signal delay in RC tree networks," IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 202-211, July 1983.
3. R. Puri, D. S. Kung, and A. D. Drumm, "Fast and accurate wire delay estimation for physical synthesis of large ASICs," in Proc. 12th ACM Great Lakes VLSI Symp., Apr. 2002, pp. 30-36.
4. A.I. Abou-Seido, B. Nowak, and C. Chu, "Fitted Elmore delay: A simple and accurate interconnect delay model," in Proc. IEEE Int. Computer Design Conf., Sept. 2002, pp. 422-427.
5. K. Yamakoshi and M. Ino, "Generalized Elmore delay expression for distributed RC tree networks," Electron. Lett., vol. 29, pp. 617-618, Apr. 1993.
6. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Equivalent Elmore delay for RLC trees," IEEE Trans. Computer-Aided Design, vol. 19, pp. 83-97, Jan. 2000.
7. _, "Equivalent Elmore delay for RLC trees," in Proc. 36th Design Automation Conf., June 1999, pp. 715-720.
8. Y. I. Ismail and E. G. Friedman, "Fast and accurate simulation of tree structured interconnect," in Proc. 43rd IEEE Circuits and Systems Midwest Symp., vol. 3, Aug. 2000, pp. 1130-1134.
9. A. B. Kahng and S. Muddu, "Analytical delay model for RLC interconnects," IEEE Trans. Computer-Aided Design, vol. 16, pp. 1507-1514, Dec. 1997.
10. K. Banerjee and A. Mehrotra, "Analysis of on-chip inductance effects for distributed RLC interconnects," IEEE Trans. Computer-Aided Design, vol. 21, pp. 904-915, Aug. 2002.
11. A. B. Kahng and S. Muddu, "Two-pole analysis of interconnection trees," in Proc. IEEE Multi-Chip Module Conf., 1995, pp. 105-110.
12. H. Kutuk, I. C. Goknar, and S. M. Kang, "Interconnect simulation in a fast timing simulator ILLIADS-I," IEEE Trans. Circuits Syst. I, vol. 46, pp. 178-189, Jan. 1999.
13. J.-F. Mao and Z.-F. Li, "Analysis of the time response of nonuniform multiconductor transmission lines with a method of equivalent cascaded network chain," IEEE Trans. Microwave Theory Tech., vol. 40, pp. 948-954, May 1992.
14. S. Lin and E. S. Kuh, "Transient simulation of lossy interconnects based on the recursive convolution formulation," IEEE Trans. Circuits Syst. I, vol. 39, pp. 879-892, Nov. 1992.
15. L. T. Pillage et al., "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-366, Apr. 1990.
16. J. E. Bracken, V. Raghavan, and R. A. Rohrer, "Interconnect simulation with asymptotic waveform evaluation (AWE)," IEEE Trans. Circuits Syst. I, vol. 39, pp. 869-878, Nov. 1992.
17. P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by Fade approximation via the Lanczos process," IEEE Trans. Computer-Aided Design, vol. 14, pp. 639-649, May 1995.
18. I. M. Elfadel and D. D. Ling, "Zeros and passivity of Arnoldi-reduced-order models for interconnect networks," in Proc. 34th Design Automation Conf., June 1997, pp. 28-33.