Fast and accurate simulation of tree structured interconnect

Midwest Symposium on Circuits and Systems

Volumn 3, Issue , 2000, Pages 1130-1134

  Ismail, Yehea I ^a   Friedman, Eby G ^b  

^a Northwestern University   (United States)

^b University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; CAPACITORS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; ELECTRIC POTENTIAL; LINEAR EQUATIONS; POLES AND ZEROS; TIME DOMAIN ANALYSIS; TRANSFER FUNCTIONS;

PASSIVE REDUCED-ORDER INTERCONNECT MACROMODELING ALGORITHM; TREE STRUCTURED INTERCONNECT;

TREES (MATHEMATICS);

EID: 0034465998     PISSN: 15483746     EISSN: None     Source Type: Journal    
DOI: 10.1109/MWSCAS.2000.951414     Document Type: Article

References (41)

1. Inductance on silicon for sub-micron CMOS VLSI
2. The effects of interconnections on high-speed logic circuits
3. High-speed VLSI interconnect modeling based on S-parameter measurement
4. Figures of merit to characterize the importance of on-chip inductance
5. FD-TD modeling of digital signal propagation in 3-D circuits with passive and active loads
6. Approximation of wiring delay in MOSFET LSI
7. A system for critical path analysis based on back annotation and distributed interconnect impedance models
8. Advanced copper interconnections for silicon CMOS technologies
9. A 400MHz S/390 microprocessor
10. Coping with RC(L) interconnect design headaches
11. Designing the best clock distribution network
12. The transient response of damped linear networks
13. Equivalent elmore delay for RLC trees
14. Delay evaluation with lumped linear RLC interconnect circuit models
15. Asymptotic waveform evaluation for timing analysis
16. On the stability of approximations in asymptotic waveform evaluation
17. RICE: Rapid Interconnect Circuit Evaluator
18. Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation techniques
19. Efficient linear circuit analysis by pade approximation via the Lancozos process
20. Reduced-order modeling of large linear subcircuits via block Lanczos algorithm
21. Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures
22. Krylov space methods on state-space control models
23. PRIMA: Passive reduced-order interconnect macromodeling algorithm
24. PRIMA: Passive reduced-order interconnect macromodeling algorithm
25. Reduced-order modeling of large passive linear circuits by means of the SyPVL algorithm
26. Fast and accurate method for simulating VLSI interconnect
27. Buffer placement in distributed RC-tree networks for minimal elmore delay
28. Wire segmenting for improved buffer insertion
29. New algorithms for digital convolution