0.9V 12mW 2MSPS algorithmic ADC with 81dB SFDR

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue CIRCUITS SYMP., 2004, Pages 436-439

  Li, Jipeng ^a   Ahn, Gil Cho ^a   Chang, Dong Young ^a   Moon, Un Ku ^a  

^a Oregon State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CALIBRATION; CAPACITORS; DEGRADATION; ELECTRIC POTENTIAL; ERROR ANALYSIS; FABRICATION; FEEDBACK; LEAKAGE CURRENTS; PERFORMANCE; SIGNAL DISTORTION; SPURIOUS SIGNAL NOISE; TOPOLOGY;

CHARGE INJECTION; POWER CONSUMPTION; RADIX CALIBRATION; SIGNAL LEAKAGE;

CMOS INTEGRATED CIRCUITS;

EID: 4544284883     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. E. Bidari et al., "Low-voltage switched capacitor circuits," IEEE Int. Symp. Circuits Syst., vol. 2, pp. 49-52, May 1999.
2. M. Keskin, U. Moon, and G. Ternes, "A 1-V 10MHz clock rate 13-bit CMOS modulator using unit-gain-reset opamps," IEEE J. Solid-Sate Circuits, vol. 37, pp. 817-823, Jul. 2002.
3. D. Chang, L. Wu, and U. Moon, "A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique," IEEE J. Solid-Sate Circuits, vol. 38, pp. 1401-1404, Aug. 2003.
4. D. Chang and U. Moon, "A 0.9V 9mW 1MSPS digitally calibrated ADC with 75dB SFDR," IEEE Sym. VLSI circuit, pp. 461-464, Jun. 2003.
5. J. Wu, Y. Chang, and K. Chang, "1.2-V CMOS switched-capacitor circuits," ISSCC Dig. Tech. Papers, pp. 388-389, Feb. 1996.
6. A. Abo and P. Gray, "A 1.5-V 10-bit 14.3MS/S CMOS pipeline ADC," IEEE J. Solid-Sate Circuits, vol. 34, pp. 599-606, May 1999.
7. M. Dessouky and A. Kaiser, "Very low-voltage digital-audio modulator with 88-dB dynamic range using local switch boot-strapping," IEEE J. Solid-Sate Circuits, vol. 36, pp. 349-355, Mar. 2001.
8. J. Li and U. Moon, "Background calibration techniques for multi-stage pipelined ADCs with digital redundancy," IEEE Trans. Circuits Syst. II, vol. 50, No. 9, pp. 531-538, Sep. 2003.
9. O. Erdogan et al., "A 12-b digital-background-calibrated algorithmic ADC with -90dB THD," IEEE J. Solid-State Circuits, vol. 34, pp. 1812-1820, Dec. 1999.
10. J. Ming and S. Lewis, "An 8-bit 80-Msample/s Pipelined Analog-to-Digital Converter With Background Calibration," IEEE J. Solid-Sate Circuits, vol. 36, pp. 1489-1497, Oct. 2001.
11. E. Siragusa and I. Galton, "Gain error correction technique for pipelined analog-to-digital converters," Electron. Lett., vol. 36, pp. 617-618, Mar. 2000.