A programmable FIR digital filter using CSD coefficients

IEEE Journal of Solid-State Circuits

Volumn 31, Issue 6, 1996, Pages 869-874

  Khoo, Kei Yong ^a   Kwentus, Alan ^a   Willson Jr , Alan N ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; INTEGRATED CIRCUIT MANUFACTURE; TRANSFER FUNCTIONS;

BOOTH ENCODING; CANONIC SIGNED DIGIT COEFFICIENTS; PROGRAMMABLE UNIT TAP;

DIGITAL FILTERS;

EID: 0030165637     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.509877     Document Type: Article

References (9)

1. R. Hawley, T. Lin, and H. Samueli, "A silicon compiler for high-speed CMOS multirate FIR digital filters." in Proc. IEEE Int. Symp. Circuits Syst., vol. 3, May 10-13, 1992, pp. 1348-1351.
2. A. Avizienis, "Signed digit number representation for fast parallel arithmetic," IRE Trans. Electron. Comput., vol. EC-10, pp. 389-400, Sept. 1961.
3. H. Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Trans. Circuits Syst., vol. 36, pp. 1044-1047, July 1989.
4. J. Evans, Y. C. Lim, and B. Liu, "A high speed programmable digital FIR filter," in Proc. ICASSP-90, vol. 2, Apr. 3-6, 1990, pp. 969-971.
5. C. Golla, F. F. Nava, Cavallotti, A. Cremonesi, P. Piacentini, G. Casagrande, and G. Campardo, "A 30 M samples/s programmable filter processor," in ISSCC Dig. Tech. Papers, Feb. 14-16, 1990, pp. 116-117.
6. M. Hatamian and S. Rao, "A 100 MHz 40-tap programmable FIR filter chip," in Proc. IEEE Int. Symp. Circuits Syst., vol. 4, May 1-3, 1990, pp. 3053-3056.
7. J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, pp. 62-69, Feb. 1989.
8. J. Laskowski and H. Samueli, "A 150-MHz 43-tap half-band FIR digital filter in 1.2-μm CMOS generated by silicon compiler," in Proc. IEEE Custom Integrated Circuits Conf., May 3-6, 1992, pp. 11.4/1-4.
9. D. Li, J. Song, and Y. C. Lim, "A polynomial-time algorithm for designing digital filters with power-of-two coefficients," in Proc. IEEE Int. Symp. Circuits Syst., May 3-6, 1993, pp. 84-87.