Strength-reduced parallel Chien search architecture for strong BCH codes

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 55, Issue 5, 2008, Pages 427-431

  Cho, Junho ^a   Sung, Wonyong ^a  

^a Seoul National University   (South Korea)

Author keywords

Bose Chaudhuri Hochquenghem (BCH) codes; Chien search; Low complexity; Parallel processing

Indexed keywords

BIT ERROR RATE; BLOCK CODES; ERROR CORRECTION; PARALLEL PROCESSING SYSTEMS;

BOSE-CHAUDHURI-HOCHQUENGHEM CODES; CHIEN SEARCH; HARDWARE COMPLEXITY; LOW COMPLEXITY; PARALLEL FACTOR; SHIFT OPERATIONS;

DECODING;

EID: 44849101779     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.914898     Document Type: Article

References (13)

1. S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications, 2nd ed. Upper Saddle River, NJ: Prentice Hall, 2004.
2. R. E. Blahut, Algebraic Codes for Data Transmission. Cambridge, U.K.: Cambridge Univ. Press, 2003.
3. S. B. Wicker and V. K. Bhargava, Reed-Solomon Codes and Their Applications. Piscatawav, NJ: IEEE Press, 1994.
4. "Forward error correction for submarine systems," ITU Telecommunication Standardization Sector, Geneva, Switzerland, ITU-T Recomm. G.975, 2000.
5. S. Gregori, A. Cabrini, O. Khouri, and G. Torelli, "On-chip error correcting techniques for new-generation flash memories," Proc. IEEE vol. 91, no. 4, pp. 602-616, Apr. 2003.
6. W. Liu, J. Rho, and W. Sung, "Low-power high-throughput BCH error correction VLSI design for multilevel cell NAND flash memories," in Proc. IEEE Workshop Signal Process. Syst. (SiPS): Des. Implem., Oct. 2006, pp. 248-253.
7. H. Lee, "High-speed VLSI architecture for parallel Reed-Solomon decoder," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 4, pp. 288-294, Apr. 2003.
8. L. Song, M.-L. Yu, and M. S. Shaffer, "10- and 40-Gb/s forward error correction devices for optical communications," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1565-1573, Nov. 2002.
9. H. C. Chang, C. C. Lin, and C. Y. Lee, "A low power Reed-Solomon decoder for STM-16 optical communications," in Proc. IEEE Asia-Pacific Conf. ASIC, Aug. 2002, pp. 351-354.
10. Y. Chen and K. K. Parhi, "Small area parallel Chien search architectures for long BCH codes," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 545-549, May 2004.
11. S.-F. Hsiao, M.-C. Chen, and C.-S. Tu, "Memory-free low-cost designs of advanced encryption standard using common subexpression elimination for subfunctions in transformations," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 3, pp. 615-626, Mar. 2006.
12. H. Fan and M. A. Hasan, "Fast bit parallel-shifted polynomial basis multipliers in GF(2η)," IEEE Trans. Circuits Syst. I, Reg. Papers vol. 53, no. 12, pp. 2606-2615, Dec. 2006.
13. C. Paar, "Optimized arithmetic for Reed-Solomon encoders," in Proc. IEEE Int. Symp. Inf. Theory, Ulm, Germany, Jun.-Jul. 1997, pp. 250-250.