Decision paradigms in the semiconductor supply chain: A survey and analysis

Proceedings of the 3rd IEEE International Conference on Automation Science and Engineering, IEEE CASE 2007

Volumn , Issue , 2007, Pages 106-110

  Sun, Yang ^b   Feller, Andrew ^b   Shunk, Dan ^b   Fowler, John ^a,b   Callarman, Thomas ^c   Duarte, Brett ^b  

^a IEEE

^b Arizona State University   (United States)

^c CHINA EUROPE INTERNATIONAL BUSINESS SCHOOL   (China)

Author keywords

[No Author keywords available]

Indexed keywords

DECISION MAKING; HEURISTIC ALGORITHMS; OPTIMIZATION; REGRESSION ANALYSIS; SEMICONDUCTOR DEVICE MODELS; SUPPLY CHAINS;

BACK-END CONFIGURATION; DECISION PARADIGMS; FRONT-END PLANNING; HEURISTIC-BASED METHODS;

SEMICONDUCTOR DEVICE MANUFACTURE;

EID: 44449120482     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/COASE.2007.4341834     Document Type: Conference Paper

References (24)

1. Akcali, E., A. Ungor, and R. Uzsoy, "Short-term capacity allocation problem with tool and setup constraints", Naval Research Logistics, Vol. 52, pp754-764, 2005.
2. Avram, F., and L.M. Wein, "A product design problem in semiconductor manufacturing", Operations Research, Vol. 40, No. 5, pp986-998, 1992.
3. Bang, J.Y., K.Y. An, Y.D. Kim, and S.K.Lim, "A due-date based algorithm for order-lot pegging in a semiconductor wafer fabrication facility", Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing (MASM '05), Singapore, October, pp 175-180, 2005.
4. Boushell, T.G, Fowler, J.W., Keha, A., Knutson, K., and Montgomery, D.C., "Evaluation of Heuristics for a Class-constrained Lot-to-Order Matching Problem in Semiconductor Manufacturing", International Journal of Production Research, to appear, 2007.
5. Brown, A.O., H.L. Lee, and R. Petrakian, "Xilinx improves its semiconductor supply chain using product and process postponement", Interfaces, Vol. 30, No. 4, pp65-80, 2000.
6. Carlyle, W.M., K. Knutson, and J.W. Fowler, "Bin covering algorithms in the second stage of the lot-to-order matching problem", Journal of the Operational Research Society, Vol. 52, No. 11, pp1232-1243, 2001.
7. Chong, C.S., P. Lendermann, B.P. Gan, B.M. Duarte, J.W. Fowler, and T.E. Callarman, "Analysis of a customer demand driven semiconductor supply chain in a distributed simulation test bed", Proceedings of the 2004 Winter Simulation Conference, pp1902-1909, 2004.
8. Chwif, L., M.R.P. Barretto, and E. Saliby, "Supply chain analysis: spreadsheet or simulation?" Proceedings of the 2002 Winter Simulation Conference, pp59-66, 2002.
9. Cullen, S., "Semiconductor market outlook", In-Stat/MDR Analyst Report, April, 2004.
10. Fine, C.H., Clockspeed: Winning Industry Control in the Age of Temporary Advantage, Perseus Books, 1998.
11. Fowler, J.W., K. Knutson, and W.M. Carlyle, "Comparison and evaluation of lot-to-order matching policies for a semiconductor assembly and test facility ", International Journal of Production Research, Vol. 38, No. 8, pp1841-1853, 2000.
12. Karabuk, S., S. D. Wu. "Incentive schemes for semiconductor capacity allocation: a game theoretic analysis", Production and Operations Management, Vol. 14, No. 2, pp175-188, 2005
13. Kim, S., S. Yea, and B. Kim, "Shift scheduling for steppers in the semiconductor wafer fabrication process", IIE Transactions, Vol. 34, No. 2, pp 167-177, 2002.
14. Kim, Y.D., J.Y. Bang, K.Y. An, and S.K. Lim, "A due-date based algorithm for lot-order assignment in a semiconductor wafer fabrication facility", working paper, Korea Advanced Institute of Science and Technology, 2007.
15. Knutson, K., K. Kempf, J.W. Fowler, and W.M. Carlyle, "Lot-to-order matching for a semiconductor assembly and test facility", IIE Transactions, Vol. 31, No. 11, ppl 103-1111, 1999.
16. Mallik, S., and P.T. Harker, "Coordinating supply chains with competition: capacity allocation in semiconductor manufacturing", European Journal of Operational Research, Vol. 159, No. 2, pp330-347, 2004.
17. Myers, R.H., D.C. Montgomery, and G.G Vining, Generalized Linear Models with Applications in Engineering and the Sciences, John Wiley & Sons, New York, 2002.
18. Pinedo, M. Scheduling: Theory, Algorithms, and Systems. Prentice-Hall, 2002.
19. Seshadri, S., and J.G. Shanthikumar, "Allocation of chips to wafers in a production problem of semiconductor kits", Operations Research, Vol. 45, No. 2, pp315-321, 1997.
20. Singh, M.R., C.T. Abraham, and R. Akella, "Planning for production of a set of components when yield is random", Fifth IEEE CHMT International Electronic Manufacturing Technology Symposium Proceedings, Lake Buena Vista, FL, USA, 1988.
21. Sun, Y., D.L. Shunk, J.W. Fowler, and E.S. Gel, "Strategic factor-driven supply chain design for semiconductor manufacturing", working paper, Arizona State University, 2007a.
22. Sun, Y., J.W. Fowler, D.L. Shunk, E.S. Gel, and C.W. Kirkwood, "The generalized allocation problem in semiconductor supply chains", working paper, Arizona State University, 2007b.
23. Toktay, L.B., and R. Uzsoy, "A capacity allocation problem with integer side constraints", European Journal of Operational Research, Vol. 109, No. 1, pp170-182, 1998.
24. Wu, T.W., "Modular demand and supply pegging mechanism for semiconductor foundry," Proceedings of the 2003 IEEE International Symposium on Semiconductor Manufacturing (ISSM '03), pp325-328, 2003.