An ultra low power motion estimation processor for MEPG2 HDTV resolution video

IEICE Transactions on Electronics

Volumn E86-C, Issue 4, 2003, Pages 561-569

  Miyama, Masayuki ^a   Tooyama, Osamu ^a   Takamatsu, Naoki ^a   Kodake, Tsuyoshi ^a   Nakamura, Kazuo ^a   Kato, Ai ^a   Miyakoshi, Junichi ^a   Inamura, Kousuke ^a   Hashimoto, Hideo ^a   Komatsu, Satoshi ^b   Yagi, Mikio ^c   Morimoto, Masao ^c   Taki, Kazuo ^c   Yoshimoto, Masahiko ^a  

^a KANAZAWA UNIVERSITY   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

^c KOBE UNIVERSITY   (Japan)

Author keywords

Gradient descent search algorithm; HDTV; Motion estimation processor; MPEG; SIMD datapath architecture

Indexed keywords

ALGORITHMS; CACHE MEMORY; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL METHODS; GRADIENT METHODS; HIGH DEFINITION TELEVISION; IMAGE CODING; IMAGE COMPRESSION; STATIC RANDOM ACCESS STORAGE;

GRADIENT DESCENT SEARCH ALGORITHM; MOTION ESTIMATION PROCESSOR; MOVING PICTURE EXPERTS GROUP; WRITE-DISTURB-FREE CELL ARRAY;

MOTION ESTIMATION;

EID: 10744231867     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (8)

1. T. Matsumura, S. Kumaki, H. Segawa, K. Ishihara, A. Hanami, Y. Matsuura, S. Scotzniovsky, H. Takata, A. Yamada, S. Murayama, T. Wada, H. Ohira, T. Shimada, K. Asano, T. Yoshida, M. Yoshimoto, K. Tsuchihashi, and Y. Horiba, "A single-chip MPEG2 422@ML video, audio, and system encoder with a 162 MHz media-processor and dual motion estimation cores," IEICE Trans. Electron., vol.E84-C, no. 1, pp.202-211, Jan. 2001.
2. A. Harada, S. Hattori, T. Kasezawa, H. Sato, T. Matsumura, S. Kumaki, K. Ishihara, H. Segawa, A. Hanami, Y. Matsuura, K. Asano, T. Yoshida, M. Yoshimoto, and T. Murakami, "An architectural study of an MPEG-2 422P@HL encoder chip set," IEICE Trans. Fundamentals, vol.E83-A, no.8, pp.1614-1623, Aug. 2000.
3. 2, 0.7-W, single-chip MPEG-2 422P@ML video, audio, and system encoder with a 64-Mbit embedded DRAM for portable 422P@HL encoder system," IEEE J. Solid-State Circuits, vol.37, no.1, pp.450-455, March 2002.
4. T. Onoye, G. Fujita, M. Takatsu, I. Shirakawa, and N. Yamai, "Single chip implementation of motion estimator dedicated to MPEG2 MP@HL," IEICE Trans. Fundamentals, vol.E79-A, no.8, pp.1210-1216, Aug. 1996.
5. M. Takabayashi, K. Imamura, and H. Hashimoto, "A fast motion vector detection based on gradient method," IEICE Technical Report, IE2001-74, Sept. 2001.
6. P. Kuhn, Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, Kluwer Academic Publishers, 1999.
7. H. Nakayama, T. Yoshitake, H. Komazaki, Y. Watanabe, H. Araki, K. Morioka, J. Li, L. Peilin, S. Lee, H, Kubosawa, and Y. Otobe, "An MPEG-4 video LSI with an error-resilient codec core based on a fast motion estimation," Proc. ISSCC 2002, 22-2, 2002.
8. M. Yoshimoto, et al., "A divided word line structure in the static RAM and its application to a 64 Kb full CMOS RAM," IEEE J. Solid-State Circuits, vol.SC-18, no.5, pp.479-485, 1983.