An area estimation methodology for FPGA based designs at systemC-level

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 129-132

  Brandolese, Carlo ^a   Fornaciari, William ^a   Salice, Fabio ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

Area metrics; FPGAs; SystemC

Indexed keywords

ALGORITHMS; BENCHMARKING; ENCODING (SYMBOLS); INFORMATION ANALYSIS; METRIC SYSTEM; PARAMETER ESTIMATION; STATISTICAL METHODS; TUNING;

AREA METRICS; DATA PATH; ESTIMATORS; SYSTEMC;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 4444254091     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996606     Document Type: Conference Paper

References (12)

1. P. Micheli and L. Zampella, "Area Estiamtors for FPGA Behavioral SystemC Designs," MS Thesis, Politecnico di Milano, Italy, 2003.
2. "Xilinx Home Page," Xilinx, http://www.xilinx.com.
3. "SystemC 2.0 User's Guide,"http://www.systemc.org.
4. "CoCentric SystemC Compiler, Behavioral User and Modelling Guide," Synopsys, http://www.synopsys.com.
5. P. Bjurèus et al, "FPGA Resource and Timing Estimation from Matlab Execution Traces," Proc. of CODES, pp. 31-36, 2002.
6. A. Nayak et al., "Accurate Area and Delay Estimators for FPGA, " Proc. of DATE, pp. 862-869, 2002.
7. P. Bilavarn et al, "Area Time Power Estimation for FPGA Based Design at Behavioral Level," Proc. of ICECS, pp. 524-527, 2000.
8. C. Menn et al, "Controller Estimation for FPGA Target Architectures During High-Level Synthesis," Proc. of ISSS, pp. 56-61, 2002.
9. F.J. Kurdahi and M. Xu, "Area and Timing Estimation for Look-up Table Based FPGAs," Proc. of DATE, pp. 151-157, 1996.
10. D. Kulkarni et al., "Fast Area Estimation to Support Compiler Optimizations in FPGA-Based Reconfigurable Systems," Proc. of FPCCM, pp. 239-247, 2002.
11. C. Brandolese et al, "Static power modeling of 32-bit microprocessors," Transactions on CAD, pp. 1306-1316, Vol. 21, 2002.
12. K. Hwang, "Computer arithmetics," John Wiley & Sons, New York, 1979.