-
1
-
-
4444285334
-
Simulation of non-classical faults on the gate level - Fault modeling
-
J. Alt and U. Mahlstedt, "Simulation of non-Classical Faults on the Gate Level - Fault Modeling," in IEEE. Proc., 1993.
-
(1993)
IEEE. Proc.
-
-
Alt, J.1
Mahlstedt, U.2
-
2
-
-
84944215733
-
Evaluation of soft error tolerance technique based on time and/or space redundancy
-
Manaus, Brazil
-
L. Anghel, D. Alexandrescu, and M. Nicolaidis, "Evaluation of Soft Error Tolerance technique Based on Time and/or Space Redundancy," in 13th Symposium on Integrated Circuits and Systems Design, Manaus, Brazil, 2000.
-
(2000)
13th Symposium on Integrated Circuits and Systems Design
-
-
Anghel, L.1
Alexandrescu, D.2
Nicolaidis, M.3
-
3
-
-
33847113086
-
Cost reduction and evaluation of a temporary faults detecting technique
-
Paris
-
L. Anghel and M. Nicolaidis, "Cost Reduction and Evaluation of a Temporary Faults Detecting Technique," Design, Automation and Test in Europe Paris, 2000.
-
(2000)
Design, Automation and Test in Europe
-
-
Anghel, L.1
Nicolaidis, M.2
-
4
-
-
0031373956
-
Attenuation of single event induced pulses in CMOS combinational logic
-
M. Baze and S. Buchner, "Attenuation of Single Event Induced Pulses in CMOS Combinational Logic," IEEE Trans. on Nuclear Science, vol. 44, no. 6, 1997.
-
(1997)
IEEE Trans. on Nuclear Science
, vol.44
, Issue.6
-
-
Baze, M.1
Buchner, S.2
-
5
-
-
0027848063
-
A logic-level model for alpha-particle hits in CMOS circuits
-
Oct.
-
H. Cha and J. Patel, "A Logic-Level Model for Alpha-Particle Hits in CMOS Circuits," in Proc. Int. Conf. Computer Design, Oct. 1993, pp. 538-542.
-
(1993)
Proc. Int. Conf. Computer Design
, pp. 538-542
-
-
Cha, H.1
Patel, J.2
-
6
-
-
0020298427
-
Collection of charge on junction nodes from ion tracks
-
December
-
G.C. Messenger, "Collection of Charge on Junction Nodes from Ion Tracks," IEEE Trans. on Nuclear Science, vol. NS-29, no. 6, December 1982.
-
(1982)
IEEE Trans. on Nuclear Science
, vol.NS-29
, Issue.6
-
-
Messenger, G.C.1
-
7
-
-
0034452351
-
Analysis of single-event effects in combinational logic - Simulation of the AM2901 bitslice processor
-
December
-
L.W. Massengill, A.E. Baranski, D.O.V. Nort, J. Meng, and B.L. Bhuva, "Analysis of Single-Event Effects in Combinational Logic - Simulation of the AM2901 Bitslice Processor," IEEE Trans. on Nuclear Science, December 2000.
-
(2000)
IEEE Trans. on Nuclear Science
-
-
Massengill, L.W.1
Baranski, A.E.2
Nort, D.O.V.3
Meng, J.4
Bhuva, B.L.5
-
8
-
-
0008526186
-
Scaling deeper to submicron: On-line testing to the rescue
-
Munich, June
-
M. Nicolaidis, "Scaling Deeper to Submicron: On-Line Testing To The Rescue," in Proc. FTCS-28, Munich, June 1998, pp. 299-301.
-
(1998)
Proc. FTCS-28
, pp. 299-301
-
-
Nicolaidis, M.1
-
9
-
-
4444367106
-
Measuring the width of transient pulses induced by ionizing radiation
-
Dallas, March
-
M. Nicolaidis and R. Perez, "Measuring the Width of Transient Pulses Induced by Ionizing Radiation," in Proc. IEEE Int. Reliability Physics Symposium, Dallas, March 2003, pp. 56-59.
-
(2003)
Proc. IEEE Int. Reliability Physics Symposium
, pp. 56-59
-
-
Nicolaidis, M.1
Perez, R.2
-
10
-
-
0036931372
-
Modeling the effect of technology trends on the soft error rate of combinational logic
-
P. Shivakumar, M. Kistler, S.W. Keckler, D. Burger, and L. Alvisi, "Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic," in Proc. Int Conf. on Dependable Systems and Networks, 2002.
-
(2002)
Proc. Int Conf. on Dependable Systems and Networks
-
-
Shivakumar, P.1
Kistler, M.2
Keckler, S.W.3
Burger, D.4
Alvisi, L.5
|