메뉴 건너뛰기




Volumn , Issue , 2006, Pages 67-72

Event-driven modeling and simulation of an digital PLL

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; MATLAB; PHASE NOISE; TIME DOMAIN ANALYSIS;

EID: 43549083066     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BMAS.2006.283472     Document Type: Conference Paper
Times cited : (18)

References (6)
  • 2
    • 1542500850 scopus 로고    scopus 로고
    • A novel all-digital PLL with software adaptive filter
    • March,Pages
    • Liming Xiu, Wen Li, J. Meiners, R. Padakanti, "A novel all-digital PLL with software adaptive filter", IEEE Journal of Solid-State Circuits, Vol. 39, Issue 3, March2004,Pages: 476-483.
    • (2004) IEEE Journal of Solid-State Circuits , vol.39 , Issue.3 , pp. 476-483
    • Xiu, L.1    Li, W.2    Meiners, J.3    Padakanti, R.4
  • 3
    • 2442649398 scopus 로고    scopus 로고
    • J.Lin.B. Haroun,:T. Foo, Jin-Sheng Wang,B. Helmick, S. Randall, T. Mayhugh, C. Barr, J. Kirkpatric, A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS, process, Digest of Technical Papers. IEEE International Solid-State Circuits Conference 2004, Pages: 488-541 1.
    • J.Lin.B. Haroun,:T. Foo, Jin-Sheng Wang,B. Helmick, S. Randall, T. Mayhugh, C. Barr, J. Kirkpatric, "A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS, process", Digest of Technical Papers. IEEE International Solid-State Circuits Conference 2004, Pages: 488-541 Vol.1.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.