메뉴 건너뛰기




Volumn 2, Issue , 2004, Pages

VLSI architecture of the reconfigurable computing engine for digital signal processing applications

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; COMPUTATIONAL COMPLEXITY; DATA PROCESSING; ELECTRIC NETWORK TOPOLOGY; PROGRAM PROCESSORS;

EID: 4344596289     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (6)

References (8)
  • 2
    • 0030394522 scopus 로고    scopus 로고
    • Matrix: A reconfigurable computing architecture with configurable instruction distribution and deployable resources
    • April
    • E. Mirsky and A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," IEEE Symposium on FPGAs for Custom Computing Machines., pp. 157-166, April 1996.
    • (1996) IEEE Symposium on FPGAs for Custom Computing Machines , pp. 157-166
    • Mirsky, E.1    Dehon, A.2
  • 3
    • 0036045954 scopus 로고    scopus 로고
    • PipeRench: A virtualized programmable datapath in 0.18 micron technology
    • May
    • H. Schmit. et al., "PipeRench: A virtualized programmable datapath in 0.18 micron technology," IEEE Custom Integrated Circuits Conference., pp. 63-66, May 2002.
    • (2002) IEEE Custom Integrated Circuits Conference , pp. 63-66
    • Schmit, H.1
  • 4
    • 0034187952 scopus 로고    scopus 로고
    • MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications
    • May
    • H. Singh. et al., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications," IEEE Transactions on Computers., vol. 49, no. 5, pp. 465-481, May 2000.
    • (2000) IEEE Transactions on Computers , vol.49 , Issue.5 , pp. 465-481
    • Singh, H.1
  • 5
    • 84942851882 scopus 로고    scopus 로고
    • Remarc: A quantitative analysis of reconfigurable coprocessors for multimedia applications
    • April
    • T. Miyamori and K. Olukotun, "REMARC: A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications," IEEE Symposium on FPGAs for Custom Computing Machines., pp. 2-11, April 1998.
    • (1998) IEEE Symposium on FPGAs for Custom Computing Machines , pp. 2-11
    • Miyamori, T.1    Olukotun, K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.