Low-power hardware synthesis from TRS-based specifications

Proceedings - Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'06

Volumn , Issue , 2006, Pages 49-58

  Singh, Gaurav ^a   Shukla, Sandeep K ^a  

^a Virginia Polytechnic Institute and State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONCURRENT ACTION ORIENTED SPECIFICATIONS (CAOS); HARDWARE DESIGNS; HARDWARE SYNTHESIS;

ELECTRIC POWER UTILIZATION; MATHEMATICAL MODELS; SCHEDULING; SPECIFICATIONS;

COMPUTER HARDWARE;

EID: 40949118859     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Arvind, R. Nikhil, D. Rosenband, and N. Dave, "High-level synthesis: An Essential Ingredient for Designing Complex ASICs," Proceedings of the International Conference on Computer Aided Design (ICCAD'04), November 2004.
2. F. Baader and T. Nipkow, Term Rewriting and All That. Cambridge University Press, 1998.
3. J. C. Hoe and Arvind, "Hardware Synthesis from Term Rewriting Systems," Proceeding of VLSI'99 Lisbon, Portugal, December 1999.
4. S. Gupta, R. Gupta, N. Dutt, and A. Nicolau, SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits. Kluwer Academic Publisher.
5. J.-M. Chang and M. Pedram, Power Optimization And Synthesis At Behavioral And System Levels Using Formal Methods. Kluwer Academic Publishers, June 1999.
6. G. Lakshminarayana, A. Raghunathan, N. K. Jha, and S. Dey, "A Power Management Methodology for High-Level Synthesis," International Conference on VLSI Design, pp. 24-29, January 1998.
7. A. Raghunathan, N. K.Jha, and S. Dey, "Background," in High-Level Power Analysis And Optimization. Kluwer Academic Publishers, 1998, pp. 18-21.
8. G. Singh and S. K. Shukla, "Algorithms for Low Power Hardware Synthesis from CAOS - Concurrent Action Oriented Specifications," FERMAT Technical Report No.2006-03, 2006.
9. _, "Algorithms for Low Power Hardware Synthesis from CAOS - Concurrent Action Oriented Specifications," Special Issue of International Journal of Embedded Systems (IJES'06), 2006.
10. W. T. Shiue, "High level synthesis for peak power minimization using ilp," In Proceedings of the IEEE International Conference on ASSAP, pp. 103-112, 2000.
11. J.Monteiro, S.Devadas, P.Ashar, and A.Mauskar, "Scheduling techniques to enable power management," Proceedings of Design Automatin Conference, pp. 349-352, June 1996.
12. A. Raghunathan, S. Dey, N. Jha, and K.Wakabayashi, "Power Management techniques for Control-flow intensive designs," Proceedings of Design Automation Conference, no. 429-434, June 1997.
13. K. S. Khouri, G. Lakshminarayana, and N. K. Jha, "High-Level Synthesis Of Low Power Control-Flow Intensive Circuits," IEEE Transactions on Computer-Aided Design (TCAD'99), vol. 18, December 1999.
14. V. Raghunathan, S. Ravi, A. Raghunathan, and G. Lakshminarayana, "Transient Power Management Through High Level Synthesis," In Proceedings of the ICCAD, pp. 545-552, 2001.
15. S. P. Mohanty and N. Ranganathan, "A framework for energy and transient power reduction during behavioral synthesis," In Proceedings of the International Conference on VLSI Design, pp. 539-545, 2003.
16. W.-T. Shiue and C. Chakrabarti, "Low-Power Scheduling with Resources Operating at Multiple Voltages," IEEE Transactions On Circuits and Systems - II: Analog and Digital Signal Processing, vol. 47, no. 6, pp. 536-543, June 2000.
17. A. Kumar and M. Bayoumi, "Multiple Voltage-based Scheduling Methodology for Low-power in the High-level Synthesis," IEEE International Symposium on Circuits and Systems, vol. 1, pp. 371-374, June 1999.