-
1
-
-
0021291351
-
High-voltage polycrystalline-silicon TFT for addressing electroluminescent devices
-
T. Ungami and B. Tsujiyama, "High-voltage polycrystalline-silicon TFT for addressing electroluminescent devices," in SID Tech. Digest, 1982, pp. 117-121.
-
(1982)
SID Tech. Digest
, pp. 117-121
-
-
Ungami, T.1
Tsujiyama, B.2
-
2
-
-
3943074936
-
Page-wide high-voltage polysilicon TFT array for electronic printing
-
T. C. Chuang, I. W. Wu, T. Y. Huang, and A. Chiang, "Page-wide high-voltage polysilicon TFT array for electronic printing," SID Tech. Dig., pp. 508-511, 1990.
-
(1990)
SID Tech. Dig.
, pp. 508-511
-
-
CT.Y., T.C.1
Wu, I.W.2
Huang, T.Y.3
Chiang, A.4
-
3
-
-
3943080434
-
Novel dual-gate high-voltage TFT with variable doping slot
-
S. Krishnan, E. M. Sankara Narayanan, Y. Z. Xu, F. J. Clough, M. M. De Souza, D. Flores, M. Vellvehi, and J. Millan, "Novel dual-gate high-voltage TFT with variable doping slot," in Proc. Int. Conf. Microelectronics, vol. 1, 2002, pp. 155-158.
-
(2002)
Proc. Int. Conf. Microelectronics
, vol.1
, pp. 155-158
-
-
Krishnan, S.1
Sankara Narayanan, E.M.2
Xu, Y.Z.3
Clough, F.J.4
De Souza, M.M.5
Flores, D.6
Vellvehi, M.7
Millan, J.8
-
4
-
-
0034449647
-
A review of RESURF technology
-
May
-
A. W. Ludikhuize, "A review of RESURF technology," in Proc. ISPSD, May 2000, pp. 11-17.
-
(2000)
Proc. ISPSD
, pp. 11-17
-
-
Ludikhuize, A.W.1
-
5
-
-
0036757862
-
An investigation of bias temperature instability in hydrogenated low-temperature polycrystalline silicon thin film transistors
-
Sept
-
C. W. Lin, C. H. Tseng, T. K. Chang, Y. H. Chang, F. T. Chu, C. W. Lin, W. T. Wang, and H. C. Cheng, "An investigation of bias temperature instability in hydrogenated low-temperature polycrystalline silicon thin film transistors," Jpn. J. Appl. Phys., vol. 41, pp. 5517-5522, Sept. 2002.
-
(2002)
Jpn. J. Appl. Phys.
, vol.41
, pp. 5517-5522
-
-
Lin, C.W.1
Tseng, C.H.2
Chang, T.K.3
Chang, Y.H.4
Chu, F.T.5
Lin, C.W.6
Wang, W.T.7
Cheng, H.C.8
-
6
-
-
0028374752
-
Temperature dependence of the anomalous leakage current in polysilicon-on-insulator MOSFETs
-
Feb
-
S. S. Bhattacharya, S. K. Banerjee, B.-Y. Nguyen, and P. J. Tobin, "Temperature dependence of the anomalous leakage current in polysilicon-on-insulator MOSFETs," IEEE Trans. Electron Devices, vol. 41, pp. 221-227, Feb. 1994.
-
(1994)
IEEE Trans. Electron Devices
, vol.41
, pp. 221-227
-
-
Bhattacharya, S.S.1
Banerjee, S.K.2
Nguyen, B.-Y.3
Tobin, P.J.4
-
7
-
-
0023851207
-
Characteristics of offset-structure polycrystalline-silicon thin-film transistors
-
Jan
-
K. Tanaka, H. Arai, and S. Kohda, "Characteristics of offset-structure polycrystalline-silicon thin-film transistors," IEEE Electron Device Lett., vol. 9, pp. 23-25, Jan. 1988.
-
(1988)
IEEE Electron Device Lett.
, vol.9
, pp. 23-25
-
-
Tanaka, K.1
Arai, H.2
Kohda, S.3
-
8
-
-
0026140319
-
Passivation kinetics of two types of defects in polysilicon TFT by plasma hydrogenation
-
Apr
-
I.-W. Wu, T. Y. Huang, W. B. Jackson, A. G. Lewis, and A. Chiang, "Passivation kinetics of two types of defects in polysilicon TFT by plasma hydrogenation," IEEE Electron Device Lett., vol. 12, pp. 181-183, Apr. 1991.
-
(1991)
IEEE Electron Device Lett.
, vol.12
, pp. 181-183
-
-
Wu, I.-W.1
Huang, T.Y.2
Jackson, W.B.3
Lewis, A.G.4
Chiang, A.5
-
9
-
-
0030651491
-
A novel thin-film transistor for high voltage circuitry on glass
-
May
-
F. J. Clough, Y. Chen, E. M. S. Narayanan, W. Eccleston, and W. I. Milne, "A novel thin-film transistor for high voltage circuitry on glass," in Proc. ISPSD, May 1997, pp. 321-324.
-
(1997)
Proc. ISPSD
, pp. 321-324
-
-
Clough, F.J.1
Chen, Y.2
Narayanan, E.M.S.3
Eccleston, W.4
Milne, W.I.5
-
10
-
-
0033352172
-
Effects of plasma treatments, substrate types, and crystallization methods on performance and reliability of low-temperature polysilicon TFTs
-
C. W. Lin, M. Z. Yuang, C. C. Yeh, L. J. Cheng, T. Y. Huang, H. C. Cheng, H. C. Lin, T. S. Chao, and C. Y. Chang, "Effects of plasma treatments, substrate types, and crystallization methods on performance and reliability of low-temperature polysilicon TFTs," IEDM Tech. Dig., pp. 305-308, 1999.
-
(1999)
IEDM Tech. Dig.
, pp. 305-308
-
-
Lin, C.W.1
Yuang, M.Z.2
Yeh, C.C.3
Cheng, L.J.4
Huang, T.Y.5
Cheng, H.C.6
Lin, H.C.7
Chao, T.S.8
Chang, C.Y.9
-
11
-
-
0035456577
-
Extraction of trap states at the oxide-silicon interface and grain boundary for polycrystalline silicon thin-film transistors
-
Sept
-
M. Kimura, R. Nozawa, S. Inoue, T. Sfimoda, B. O.-K. Lui, S. W.-B. Tam, and P. Migliorato, "Extraction of trap states at the oxide-silicon interface and grain boundary for polycrystalline silicon thin-film transistors," Jpn. J. Appl. Phys., vol. 40, pp. 5227-5236, Sept. 2001.
-
(2001)
Jpn. J. Appl. Phys.
, vol.40
, pp. 5227-5236
-
-
Kimura, M.1
Nozawa, R.2
Inoue, S.3
Sfimoda, T.4
Lui, B.O.-K.5
Tam, S.W.-B.6
Migliorato, P.7
-
12
-
-
0031097284
-
Polycrystalline silicon thin-film transistors: A continuous evolving technology
-
G. Fortunato, "Polycrystalline silicon thin-film transistors: A continuous evolving technology," Thin Solid Films, vol. 296, pp.
-
(1997)
Thin Solid Films
, vol.296
, pp. 82-90
-
-
Fortunato, G.1
|