A 0.13 μm low-power race-free programmable logic array

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 313-316

  Samson, Giby ^a   Clark, Lawrence T ^a  

^a Arizona State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER UTILIZATION; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; LOGIC GATES; PROGRAMMABLE LOGIC CONTROLLERS;

CIRCUIT DESIGN; PROGRAMMABLE LOGIC ARRAY;

LOGIC CIRCUITS;

EID: 39049095143     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320899     Document Type: Conference Paper

References (7)

1. rd ed., Addison-Wesley, NY, 2005.
2. International Technology Roadmap for Semiconductors, [online].
3. Wong, A Mittal, Y. Cao and G. Starr, Nano-CMOS Circuit and Physical Design, John Wiley & Sons, Inc., 2004.
4. T. Mudge, "Power: A First-Class Architectural Design Constraint," Computer, 34, pp. 52-58, Apr. 2001.
5. O.Takahashi et al., "The Circuits and Physical Design of the Synergistic Processor Element of a CELL Processor," VLSI Cir. Symp. Tech. Digest, pp. 20-23, 2005.
6. J. Wang, C. Chang, and C.Yeh, "Analysis and Design of High-Speed and Low-Power CMOS PLAs," IEEE J. Solid-State Circuits, 36, no.8, pp. 1250-1262, Aug. 2001.
7. A. Alvandpour et al., "A sub-130 nm conditional keeper technique," IEEE J. Solid-State Circuits, 37, no.5, pp. 633-638, May 2002.