Performance modeling for early analysis of multi-core systems

CODES+ISSS 2007: International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2007, Pages 209-214

  Bergamaschi, Reinaldo ^a   Nair, Indira ^a   Dittmann, Gero ^a   Patel, Hiren ^c   Janssen, Geert ^a   Dhanwada, Nagu ^d   Buyuktosunoglu, Alper ^a   Acar, Emrah ^e   Nam, Gi Joon ^e   Han, Guoling ^b   Kucar, Dorothy ^a   Bose, Pradip ^a   Darringer, John ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^d IBM   (United States)

^e IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

Early analysis; Multi core systems modeling; Performance; Physical analysis; Power analysis; Transaction level modeling

Indexed keywords

MULTI-CORE SYSTEMS MODELING; PHYSICAL ANALYSIS; POWER ANALYSIS; REGISTER TRANSFER LEVEL (RTL) DESIGN; TRANSACTION-LEVEL MODELING;

MATHEMATICAL MODELS; PROBLEM SOLVING; USER INTERFACES;

MICROPROCESSOR CHIPS;

EID: 38849159882     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1289816.1289868     Document Type: Conference Paper

References (10)

1. S.R. Kunkel, R.J. Eickemeyer, M.H. Lipasti, T.J. Mulitas, B. O'Krafka, H. Rosenberg, S.P. VanderWiel, P.L. Vitale, and L.D. Whitley, "A performance methodology for commercial servers". IBM Journal of Research & Development, Vol.44, No.6, November, 2000.
2. M. Moudgill, J.-D. Wellman and J. Moreno, "Environment for PowerPC microarchitecture exploration". IEEE Micro, Vol.19, No.3,pp.15-25, 1999.
3. M. Reily and J. Edmondson, "Performance simulation of an Alpha microprocessor". IEEE Computer, Vol.31, No.5, pp.50-58, 1998.
4. T. Austin, E. Larson and D. Ernst, "SimpleScalar: an infrastructure for computer system modeling". IEEE Computer, Vol.35, No.2, pp.59-67, February, 2002.
5. D. Brooks, P. Bose, V. Srinivasan, M.K. Gschwind, P. Emma, and M. Rosenfleld, "New methodology for early-stage microarchitecture-level power-performance analysis of microprocessors". IBM Journal of Research & Development, Vol.47, No.5/6, September/November, 2003.
6. 'h annual international symposium on Computer architecture (ISCA 2000), Vancouver, 2000.
7. Open Access Initiative, www.si2.org.
8. J. Tendler, J.S. Dodson, J.S. Fields Jr., H. Le, and B. Sinharoy, "POWER4 system microarchitecture". IBM Journal of Research & Development, Vol.46, No. 1, January, 2002.
9. B. Sinharoy, R.N. Kalla, J.M. Tendler, R.J. Eickemeyer, and J.B. Joyner, "POWER5 system microarchitecture". IBM Journal of Research & Development, Vol.49, No.4/5, July/September 2005.
10. SPEC Standard Performance Evaluation Corporation, www.spec.org.