Modeling of Busbars in High Power Neutral Point Clamped Three-Level Inverters

Tsinghua Science and Technology

Volumn 13, Issue 1, 2008, Pages 91-97

  Yi, Rong ^a   Zhao, Zhengming ^a   Zhong, Yulin ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

busbars; parasitic inductance; partial element equivalent circuits; switching characteristics

Indexed keywords

COMPUTER SIMULATION; ELECTRIC INVERTERS; EQUIVALENT CIRCUITS; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; SWITCHING CIRCUITS; THYRISTORS;

PARASITIC INDUCTANCE; PARTIAL ELEMENT EQUIVALENT CIRCUITS; SWITCHING CHARACTERISTICS;

BUSBARS;

EID: 38549133893     PISSN: 10070214     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1007-0214(08)70015-4     Document Type: Article

References (14)

1. Skibinski G L, Divan D M. Design methodology and modeling of low inductance planar bus structures. In: European Conference on Power Electronics and Applications. Brighton, England, 1993, 3: 98-105.
2. Zare F., and Ledwich G. Reduced layer planar busbar for voltage source inverters. IEEE Transactions on Power Electronics 17 4 (2002) 508-516
3. Caponet M., Profumo F., De Doncker R., and Tenconi A. Low stray inductance bus bar design and construction for good EMC performance in power electronic circuits. IEEE Transactions on Power Electronics 2 17 (2002) 225-231
4. Winterhalter C, Kerkman R, Schlegel D, Leggate D. The effect of circuit parasitic impedance on the performance of IGBTs in voltage source inverters. In: Proceedings of IEEE APEC. Anaheim, USA, 2001, 2: 995-1001.
5. Kao W H, Lo Chi-Yuan, Basel M, Singh R. Parasitic extraction: Current state of the art and future trends. In: Proceedings of the IEEE International Symposium on Circuits and Systems. Sydney, 2001, (5): 487-490.
6. Heeb H., and Ruehli A. Three-dimensional interconnect analysis using partial element equivalent circuits. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 39 11 (1992) 974-982
7. Chen J Z, Yang L, Boroyevich D, Odendaal W G. Modeling and measurements of parasitic parameters for integrated power electronics modules. In: Proceedings of IEEE APEC. California, USA, 2004, 2: 522-525.
8. Teulings W, Schanen J L, Roudet J. MOSFET switching behavior under influence of PCB stray inductance. In: IEEE Industry Applications Soc. Annu. Meeting. San Diego, USA, 1996: 1449-1463.
9. Steimer P., Gruning H., Werninger J., et al. IGCT-a new emerging technology for high power, low cost inverters. IEEE Industry Applications Magazine 5 4 (1999) 12-18
10. ABB Semiconductors AG. ABB IGCT 5SHX08F4502 Data Sheet. Switzerland, 2002.
11. ABB Semiconductors AG. ABB IGCT 5SDF03D4502 Data Sheet. Switzerland, 2002.
12. Zhu H., Hefner A., and Lai J. Characterization of power electronics system interconnect parasitics using time domain reflectometry. IEEE Trans. on Power Electronics 14 4 (1999) 622-628
13. Trivedi M., and Shenai K. Parasitic extraction methodology for insulated gate bipolar transistors. IEEE Trans. on Power Electronics 15 4 (2000) 779-804
14. Yuan L., Zhao Z., Bai H., Li C., and Li Y. The functional model of IGCTs for the circuit simulation of high voltage converters. Proceedings of the CSEE 24 6 (2004) 65-69