The effect of circuit parasitic impedance on the performance of IGBTs in voltage source inverters

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn 2, Issue , 2001, Pages 995-1001

  Winterhalter, C ^a   Kerkman, R ^a   Schlegel, D ^a   Leggate, D ^a  

^a ROCKWELL SCIENCE CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; ELECTRIC DISTORTION; ELECTRIC DRIVES; ELECTRIC IMPEDANCE; ELECTRIC LOSSES; ELECTRIC POTENTIAL; INSULATED GATE BIPOLAR TRANSISTORS; SWITCHING CIRCUITS;

VOLTAGE SOURCE INVERTERS;

ELECTRIC INVERTERS;

EID: 0035058370     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. IGBT ghost failures in boost topology circuits explained through third quadrant operation
2. Optimisation of gate drive layout to suppress power/drive interaction
3. Design methodology and modeling of low inductance planar bus structures
4. Busbar design considerations for high power IGBT converters
5. Analysis on the low current turn-on behavior of IGBT module
6. Reflected wave modeling techniques for PWM AC motor drives
7. Reflected waves and their associated current
8. Inverter nonlinearities and discrete-time vector current control
9. Analysis and compensation of voltage distortion by zero current clamping in voltage-fed PWM inverter
10. The effects of MOSFET output capacitance in high frequency applications
11. Effective power MOSFET output capacitance improves power dissipation calculation accuracy
12. Resonant tank motor model for voltage reflection simulations with PWM drives
13. Power losses in PWM-VSI inverter using NPT or PT IGBT devices
14. Effects of parasitics on the control of voltage source inverters