Reconfigurable hardware for high-security/high-performance embedded systems: The SAFES perspective

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 2, 2008, Pages 144-154

  Gogniat, Guy ^a,b   Wolf, Tilman ^a,c   Burleson, Wayne ^a,c   Diguet, Jean Philippe ^a,b   Bossuet, Lilian ^d   Vaslin, Romain ^b  

^a IEEE

^b UNIVERSITÉ DE BRETAGNE SUD   (France)

^c University of Massachusetts   (United States)

^d UNIVERSITÉ BORDEAUX 1   (France)

Author keywords

Cryptography; Hardware monitors; Performance and security policies; Reconfigurable hardware; Secure embedded systems; Security primitive

Indexed keywords

COMPUTER ARCHITECTURE; CRYPTOGRAPHY; EMBEDDED SYSTEMS; SECURITY SYSTEMS; STANDARDS;

HARDWARE MONITORS; SECURE EMBEDDED SYSTEMS;

COMPUTER HARDWARE;

EID: 38349167846     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.912030     Document Type: Article

References (30)

1. S. Ravi, A. Raghunathan, P. Kocher, and S. Hattangady, "Security in embedded systems: Design challenges," ACM Trans. Embed. Comput. Syst., vol. 3, no. 3, pp. 461-491, Aug. 2004.
2. S. Ravi, A. Raghunathan, and S. Chakradhar, "Tamper resistance mechanisms for secure embedded systems," in. Proc. IEEE Int. Conf. VLSI Design, 2004, pp. 605-611.
3. D. Dagon, T. Martin, and T. Staner, "Mobile phones as computing devices: The viruses are coming!," IEEE Pervasive Computing, vol. 3, no. 4, pp. 11-15, Oct./Dec. 2004.
4. T. Martin, M. Hsiao, D. Ha, and J. Krishnaswami, "Denial-of-service attacks on battery-powered mobile computers," in Proc. 2nd IEEE Pervasive Comput. Conf., 2004, pp. 309-318.
5. S. Guilley and R. Pacalet, "SoC securiy: A war against side-channels," Annals Telecommun., Syst. sur puce electron, pour les telcommun., vol. 59, no. 7-8, pp. 998-1009, Jul./Aug. 2004.
6. F.-X. Standaert, L. Van Oldeneel tot Oldenzeel, D. Samyde, and J.-J. Quisquater, "Power analysis of FPGAs: How practical is the attack?," in Proc. Int. Conf. Field-Program. Logic Appl (FPL), LNCS 2778, 2003, pp. 701-711.
7. R. Anderson and M. Kuhn, "Tamper resistance - A cautionary note," in Proc. 2nd USENIX Workshop Electron. Commerce, 1996, pp. 1-11.
8. T. Wollinger and C. Paar, , W. Rosenstiel and P. Lysaght, Eds., "Security aspects of FPGAs in cryptographic applications," in New Algorithms, Architectures, and Applications for Reconfigurable Computing. Norwell, MA: Kluwer, 2004.
9. D. Lie, C. A. Thekkath, and M. Horowitz, "Implementing an untrusted operating system on trusted hardware," in Proc. 19th ACM Symp. Operat. Syst. Principles, 2003, pp. 178-192.
10. E. Suh, J. Lee, S. Devadas, and D. Zhang, "Secure program execution via dynamic information flow tracking," MIT, Boston, Memo-467, 2003.
11. X. Zhuang, T. Zhang, and S. Pande, "HIDE: An infrastructure for efficiently protecting information leakage on the address bus," in Proc. 11th Int. Conf. Arch. Support for Program. Lang. Oper. Syst. (ASPLOS XI), 2004, pp. 72-84.
12. A. Hodjat and I. Verbauwhede, "High-throughput programmable cryptocoprocessor," IEEE Micro, vol. 24, no. 3, pp. 34-45, May/Jun. 2004.
13. D. Oliva, R. Buchty, and N. Heintze, "AES and the cryptonite crypt processor," in. Proc. CASES, 2003, pp. 198-209.
14. P. Schaumont and I. Verbauwhede, "Domain-specific codesign for embedded security," IEEE Computer, vol. 36, no. 4, pp. 68-74, Apr. 2003.
15. A. J. Elbirt, W. Yip, B. Chetwynd, and C. Paar, "An FPGA-based performance evaluation of the AES block cipher candidate algorithm, finalists," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 4, pp. 545-557, Aug. 2001.
16. A. Dandalis and V. K. Prasanna, "An adaptive cryptography engine for internet protocol security architectures," ACM Trans. Des. Autom. Electron. Syst. (TODAES), vol. 9, no. 3, pp. 333-353, Jul. 2004.
17. E. Chi, A. M. Salem, R. I. Bahar, and R. Weiss, "Combining software and hardware monitoring for improved power and performance tuning," in Proc. 7th Ann. Workshop Interaction Between Compilers Comput. Arch. (INTERACT-7), 2003, pp. 57-64.
18. J. S. Seng, E. S. Tune, and D. M. Tullsen, "Reducing power with dynamic critical path information," in Proc. 34th Int. Symp. Microarch., 2001, pp. 114-123.
19. D. Nash, T. Martin, D. Ha, and M. Hsiao, "Towards an intrusion detection system for battery exhaustion attacks on mobile computing devices," in Proc. 2nd Int. Workshop Pervasive Comput. Commun. Security, 2005, pp. 141-145.
20. G. Gogniat, W. Burleson, and L. Bossuet, "Configurable computing for high-security/high-performance ambient systems," Lecture Notes Comput. Sci., vol. 3553, pp. 72-81, Jul. 2005.
21. L. Bossuet, G. Gogniat, and W. Burleson, "Dynamically configurable security for SRAM FPGA bitstreams," in Proc. 11th Reconfigurable Arch. Workshop (RAW), 2004, pp. 146-153.
22. J. Daemen and V. Rijmen, The Design of Rijndael AES-The Advanced Encryption Standard. New York: Springer-Verlag, 2002.
23. R. L. Rivest, M. J. B. Robshaw, R. Sidney, and Y. L. Yin, "The RC6 block cipher, Version 1.1" Aug. 20, 1998 [Online]. Available: ftp://ftp.rsasecurity.com/pub/rsalabs/rc6/rc6v11.pdf
24. S. Kent and R. Atkinson, "RFC2401: Security architecture for the internet protocol," Nov. 1998.
25. J.-L. Beuchat, "FPGA implementations of the RC6 block cipher," in Proc. 13th Int. Conf Field Program. Logic Appl. (FPL), 2003, pp. 101-110.
26. K. Wu, R. Karri, G. Kuznetsov, and M. Goessel, "Parity based concurrent error detection for the advanced encryption standard," in Proc. Int. Test Conf. (ITC), 2004, pp. 1242-1248.
27. C. Carmichael, "Triple module redundancy design techniques for virtex FPGAs," Xilinx, San Jose, CA, Appl. Note 197 (XAPP197), Nov. 2001.
28. Xilinx, San Jose, CA, "Two flows for partial reconfiguration: Module based or difference based," Appl. Note XAPP290, Sept. 2004.
29. M. Ullmann, B. Grimm, M. Huebner, and J. Becker, "An FPGA runtime system for dynamical on-demand reconfiguration," in Proc. 11th Reconfigurable Arch. Workshop (RAW), 2004, pp. 135-142.
30. J. Becker, M. Huebner, and M. Ullmann, "Power estimation and power measurement of Xilinx virtex FPGAs: Trade-offs and limitations," in Proc. IEEE Symp. Intregr. Circuits Syst. Des., 2003, pp. 283-288.