High-throughput programmable cryptocoprocessor

IEEE Micro

Volumn 24, Issue 3, 2004, Pages 34-45

  Hodjat, Alireza ^a   Verbauwhede, Ingrid ^a  

^a IEEE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; COMPUTER SYSTEM FIREWALLS; CRYPTOGRAPHY; DATA PROCESSING; INTERFACES (COMPUTER); INTERNET; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; SEARCH ENGINES;

CENTRAL PROCESSING UNIT; CRYPTOCOPROCESSOR ARCHITECTURE; HIGH THROUGHPUT PROGRAMMABLE CRYPTOCOPROCESSOR; INTERNET PROTOCOL SECURITY; PROGRAMMABILITY; PROGRAMMING INTERFACE;

PROGRAM PROCESSORS;

EID: 3242773027     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2004.11     Document Type: Article

References (14)

1. Advanced Encryption Standard, Federal Information Processing Standards (FIPS), publication 197, Computer Security Resource Center, Nat'l Inst. for Standards and Technology (NIST), Nov. 2001; http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf.
2. S. Frankel, R. Glenn, and S. Kelly, "The AES-CBC Cipher Algorithm and Its Use with IPsec," RFC 3602, Internet Soc., Sept. 2003; http://rfc.sunsite.dk/rfc/rfc3602.html.
3. A. Menezes, P. Oorschot, and S. Vanstine, Handbook of Applied Cryptography, CRC Press, 1996.
4. M. Dworkin, "Recommendation for Block Cipher Modes of Operation," NIST special publication 800-38a, Dec. 2001.
5. M. Dworkin, "Recommendation for Block Cipher Modes of Operation: The CCM Mode for Authentication and Confidentiality," NIST special publication 800-38c, Sept. 2003.
6. R. Housley, "Using Advanced Encryption Standard (AES) Counter Mode with IPsec Encapsulating Security Payload (ESP)," RFC 3686, Internet Soc., Jan. 2004; http://www.faqs.org/rfcs/rfc3686.html.
7. S. Frankel and H. Herbert, "The AES-XCBC-MAC-96 Algorithm and Its Use with IPsec," RFC 3566, Internet Soc., Sept. 2003; http://www.faqs.org/rfcs/rfc3566.html.
8. R. Housley, "Using AES CCM Mode with IPsec ESP," Internet draft, work in progress, Internet Eng. Task Force, Nov. 2003; http://www.ietf.org/internet-drafts/draft-ietf-ipsec-ciph-aes-ccm-05.txt.
9. A. Satoh et al., "A Compact Rijndael Hardware Architecture with S-Box Optimization," Proc. AsiaCrypt 2001, LNCS 2248, Springer-Varlag, 2001, pp. 239-254.
10. J. Wolkerstorfer, E. Oswald, and M. Lamberger, "An ASIC Implementation of the AES S-boxes," Proc. Cryptographer's Track at the RSA Conf. 2002, LNCS 2271, Springer-Verlag, 2002.
11. I. Verbauwhede, P. Schaumont, and H. Kuo, "Design and Performance Testing of a 2.29-Gbps Rijndael Processor," IEEE J. Solid-State Circuits, vol. 38, no. 3, Mar. 2003, pp. 569-572.
12. D. Harel, "Statecharts: A Visual Formalism for Complex Systems," Science of Computer Programming, vol. 8, no. 3, June 1987, pp. 231-274.
13. J. Gaisler, "The Leon2 IEEE-1754 (SPARC V8) Processor," http://www.gaisler.com.
14. S. Ravi et al., "System Design Methodologies for a Wireless Security Processing Platform," Proc. 39th Design Automation Conf. (DAC 02), ACM Press, 2002, pp. 777-782.