Chaos computing: Ideas and implementations

Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences

Volumn 366, Issue 1865, 2008, Pages 653-664

  Ditto, William L ^a,b   Murali, K ^c   Sinha, Sudeshna ^d  

^a J Crayton Pruitt Family Department of Biomedical Engineering   (United States)

^b ChaoLogix Inc   (United States)

^c ANNA UNIVERSITY   (India)

^d INSTITUTE OF MATHEMATICAL SCIENCES   (India)

Author keywords

Chaos; Computation; Logic gates

Indexed keywords

COMPUTATION THEORY; DYNAMICS; HARDWARE; LOGIC GATES;

CONTROLLED RICHNESS; RECONFIGURABLE HARDWARES;

CHAOS THEORY;

EID: 38149114147     PISSN: 1364503X     EISSN: None     Source Type: Journal    
DOI: 10.1098/rsta.2007.2116     Document Type: Conference Paper

References (11)

1. Bartee, T. C. 1991 Computer architecture and logic design. New York, NY: Mc-Graw Hill.
2. Ditto, W. L., Murali, K. & Sinha, S. 2006 Method and apparatus for a chaotic computing module. US Patent Application 20050073337 (granted, to issue 2006).
3. Dmitriev, A. S., Kyarginsky, B. Y., Panas, A. I. & Starkov, S. O. 2001 Direct chaotic communications schemes in microwave band. J. Commun. Technol. Electron. 46, 224-233.
4. Mano, M. M. 1993 Computer system, architecture, 3rd edn. Englewood Cliffs, NJ: Prentice Hall.
5. Munakata, T., Sinha, S. & Ditto, W. L. 2002 Chaos computing: implementation of fundamental logical and arithmetic operations and memory by chaotic elements. IEEE Trans. Circ. Syst. 49, 1629-1633. (doi:10.1109/TCSI.2002.804551)
6. Murali, K., Sinha, S. & Ditto, W. L. 2003 Implementation of NOR gate by a chaotic Chua's Circuit. Int. J. Bifurc. Chaos (Letts) 13, 2669-2672. (doi:10.1142/S0218127403008053)
7. Murali, K., Sinha, S. & Ditto, W. L. 2005 Construction of a reconfigurable dynamic logic cell. In Proc. STATPHYS-22 Satellite Conf. 'Perspectives in Nonlinear Dynamics'. Pramana 64, 433.
8. Sinha, S. & Ditto, W. L. 1998 Dynamics based computation. Phys. Rev. Lett. 81, 2156-2159. (doi:10.1103/PhysRevLett.81.2156)
9. Sinha, S. & Ditto, W. L. 1999 Computing with distributed chaos. Phys. Rev. E 59, 363-377. (doi:10.1103/PhysRevE.60.363)
10. Sinha, S., Munakata, T. & Ditto, W. L. 2002a Flexible parallel implementation of logic gates using chaotic elements. Phys. Rev. E 65, 036216. (doi:10.1103/PhysRevE.65.036216)
11. Sinha, S., Munakata, T. & Ditto, W. L. 20026 Parallel computing with extended dynamical systems. Phys. Rev. E 65, 036214. (doi:10.1103/PhysRevE.65.036214)