VLSI implementation of a functional unit to accelerate ECC and AES on 32-bit processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4547 LNCS, Issue , 2007, Pages 40-54

  Tillich, Stefan ^a   Großschädl, Johann ^a  

^a GRAZ UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING; EMBEDDED SYSTEMS; PROGRAM PROCESSORS; PUBLIC KEY CRYPTOGRAPHY;

PUBLIC-KEY PRIMITIVES; SOFTWARE IMPLEMENTATION;

VLSI CIRCUITS;

EID: 38149011501     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-73074-3_5     Document Type: Conference Paper

References (20)

1. Bertoni, G., Breveglieri, L., Fragneto, P., Macchetti, M., Marchesin, S.: Efficient software implementation of AES on 32-bit platforms. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 159-171. Springer Verlag, Heidelberg (2003)
2. Bertoni, G., Breveglieri, L., Farina, R., Regazzoni, F.: Speeding up AES by extending a 32-bit processor instruction set. In: Proceedings of the 17th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2006), pp. 275-282. IEEE Computer Society Press, Los Alamitos (2006)
3. Daemen, J., Rijmen, V.: The Design of Rijndael: AES - The Advanced Encryption Standard. Springer Verlag, Heidelberg (2002)
4. Gaisler, J.: The LEON-2 Processor User's Manual (Version 1.0.10) (2003) Available for download at http://www.gaisler.com/doc/leon2-1.0.10.pdf
5. Gladman, B.: Implementations of AES (Rijndael) in C/C++ and assembler. Available for download at http://fp.gladman.plus.com/cryptography_technology/ rijndael/index.htm.
6. m). In: Chae, K.-J., Yung, M. (eds.) Information Security Applications -WISA 2003. LNCS, vol. 2908, pp. 227-243. Springer Verlag, Heidelberg (2003)
7. Großschädl, J., Tillich, S., Szekely, A., Wurm, M.: Cryptography instruction set extensions to the SPARC V8 architecture. Preprint, submitted for publication
8. Hankerson, D.R., Menezes, A.J., Vanstone, S.A.: Guide to Elliptic Curve Cryptography. Springer Verlag, Heidelberg (2004)
9. Hodjat, A., Verbauwhede, I.: Interfacing a high speed crypto accelerator to an embedded CPU. In: Proceedings of the 38th Asilomar Conference on Signals, Systems, and Computers, vol. 1, pp. 488-492. IEEE, New York (2004)
10. Koufopavlou, O., Selimis, G., Sklavos, N., Kitsos, P.: Cryptography: Circuits and systems approach. In: Proceedings of the 5th IEEE Symposium on Signal Processing and Information Technology (ISSPIT 2005), December 2005, pp. 918-923. IEEE, New York (2005)
11. m) ALU: An implementation for a cryptographic processor. In: Proceedings of the 17th IEEE Workshop on Signal Processing Systems (SIPS 2003), pp. 63-68. IEEE, New York (2003)
12. Nadehara, K., Ikekawa, M., Kuroda, I.: Extended instructions for the AES cryptography and their efficient implementation. In: Proceedings of the 18th IEEE Workshop on Signal Processing Systems (SIPS 2004), pp. 152-157. IEEE, New York (2004)
13. National Institute of Standards and Technology. FIPS-197: Advanced Encryption Standard (November 2001) Available online at http://www.itl.nist.gov/ fipspubs/
14. Page, D.: Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel. Technical Report CSTR-02-003, Department of Computer Science, University of Bristol (June 2002)
15. m). In: Paar, C., Koç, Ç.K. (eds.) CHES 2000. LNCS, vol. 1965, pp. 277-292. Springer Verlag, Heidelberg (2000)
16. Schaumont, P., Sakiyama, K., Hodjat, A., Verbauwhede, I.: Embedded software integration for coarse-grain reconfigurable systems. In: Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS 2004), pp. 137-142. IEEE Computer Society Press, Los Alamitos (2004)
17. Tillich, S., Großschädl, J.: Accelerating AES using instruction set extensions for elliptic curve cryptography. In: Gervasi, O., Gavrilova, M., Kumar, V., Laganà, A., Lee, H.P., Mun, Y., Taniar, D., Tan, C.J.K. (eds.) Computational Science and Its Applications -ICCSA 2005. LNCS, vol. 3481, pp. 665-675. Springer, Heidelberg (2005)
18. Tillich, S., Großschädl, J.: Instruction set extensions for efficient AES implementation on 32-bit processors. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 270-284. Springer, Heidelberg (2006)
19. Tillich, S., Großschädl, J., Szekely, A.: An instruction set extension for fast and memory-efficient AES implementation. In: Dittmann, J., Katzenbeisser, S., Uhl, A. (eds.) CMS 2005. LNCS, vol. 3677, pp. 11-21. Springer, Heidelberg (2005)
20. Trusted Computing Group. TCG Specification Architecture Overview (Revision 1.2) (April 2004), Available for download at https://www. trustedcomputinggroup.org/groups/TCG-1_0_Architecture-Overview.pdf