On the impact of traffic statistics on quality of service for networks on chip

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 2349-2352

  Santi, Stefano ^a   Lin, Bill ^b   Kocarev, Ljupco ^b   Maggio, Gian Mario ^c   Rovatti, Riccardo ^a   Setti, Gianluca ^d  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c STMicroelectronics USA   (United States)

^d UNIVERSITY OF FERRARA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BEST EFFORT; CLASSES OF SERVICES; DESIGN CONSIDERATIONS; GLOBAL INTERCONNECT; GUARANTEED SERVICE; INJECTION PROCESS; NANO-SCALE SYSTEM; NETWORKS ON CHIPS; PACKET SWITCHED NETWORK; QOS MECHANISMS; TRAFFIC CONDITIONS; TRAFFIC PATTERN; TRAFFIC STATISTICS;

ELECTRIC NETWORK TOPOLOGY; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; PACKET NETWORKS; QUALITY CONTROL; QUALITY OF SERVICE; SWITCHING CIRCUITS; TRAFFIC SURVEYS;

TELECOMMUNICATION SERVICES;

EID: 37849021721     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465096     Document Type: Conference Paper

References (16)

1. International Technology Roadmap for Semiconductors, http://public.itrs. net
2. L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computer, 35(1): 70-78 (2002).
3. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", ACM/IEEE Design Automation Conference, 2001.
4. A. Jantsch and H. Tenhunen, "Networks on Chip", Kluwer Academic Publishers, 2003.
5. P. Guerrier and A. Greiner, "A Generic Architecture for On-Chip Packet- Switched Interconnections" Proc. of Design, Automation and Test in Europe Conference and Exhibition, 2000, pp:250-256.
6. M. B. Taylor et al., "The RAW Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs", IEEE Micro, March 2002.
7. K. Mai et al., "Smart Memories: A Modular Reconfigurable Architecture", Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000.
8. W. J. Dally and B. Towles, "Principles and Practices of Interconnection Networks", Morgan Kaufmann Publishers, 2004.
9. J. Duato, S. Yalamanchili and L. Ni, "Interconnection Networks: an Engineering Approach", Morgan Kaufmann Publishers, 2003.
10. Myricom, Inc., http://www.myri.com
11. Quadrics Ltd., http://www.quadrics.com
12. E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander, "Trade Offs in the Design of a Router with both Guaranteed and Best-Effort Services for Networks On Chip", Proc. of DATE 2004, pp. 350-355.
13. P. Vellanki, N. Banerjee and K. S. Chatha, "Quality-of-Service and Error Control Techniques for Network-on-Chip Architectures", Proc. of GLSVLSI 2004, pp 45-50.
14. N. Janakiraman, B. Pagurek and J. E. Neilson, "Multiplexing Low-Speed Buffered Data Terminals", IEEE Trans. on Communications, vol. COM-28, no. 10, pp. 1838-1843, 1980.
15. K. Park and W. Willinger, "Self-Similar Network Traffic and Performance Evaluation", John Wiley & Sons, Inc. 2000.
16. G. S. Fishman, "Discrete-Event Simulation: Modeling, Programming, and Analysis", Springer-Verlag, 2001.