Automated generation of hardware accelerators with direct memory access from ANSI/ISO standard C functions

Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006

Volumn , Issue , 2006, Pages 45-54

  Lau, David ^a   Pritchard, Orion ^a   Molson, Philippe ^a  

^a Altera Santa Cruz ^*

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS CONTROL; C (PROGRAMMING LANGUAGE); EMBEDDED SYSTEMS; OBJECT ORIENTED PROGRAMMING; PIPELINE PROCESSING SYSTEMS;

AUTOMATED GENERATION; DIRECT MEMORY ACCESS; HARDWARE ACCELERATORS; STAND-ALONE BLOCKS;

DATA STORAGE EQUIPMENT;

EID: 34547457153     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2006.28     Document Type: Conference Paper

References (15)

1. Altera Corp. Quartus II Version 5.1 Handbook, Volume 4: SOPC Builder., Altera Corp., San Jose, CA, 2005.
2. Altera Corp. Avalon Interface Specification, Altera Corp., San Jose, CA, 2005.
3. Bail, James. The Nios II Family of Soft, Configurable FPGA Microprocessor Cores. In Proceedings of HOT CHIPS 17., (Stanford, CA, August 14-16, 2005).
4. Callahan, Timothy J., Hauser, John R., and Wawrzynek, John. The Garp Architecture and C Compiler. In IEEE Computer, April 2000.
5. Chappel, Stephen and Sullivan, Chris. Handel-C for co-processing & co-design of Field Programmable System on Chip.JCRA, September, 2002. http://www.celoxica.com/techlib/files/CEL-W0307171L3E-62.pdf
6. Coutinho, Jose Gabriel F., Jiang, Jun, and Luk, Wayne. Interleaving Behavioral and Cycle-Accurate Descriptions for Reconfigurable Hardware Compilation. In Proceedings of The IEEE Symposium on Field-Programmable Custom Computing Machines. (FCCM '05) (Napa, CA, April 18-20, 2005).
7. De Micheli, Giovanni. Hardware Synthesis from C/C++ Models. In Proceedings of Design, Automation and Test in Europe. (DATE '99) (Munich, Germany, March 9-12, 1999).
8. Galloway, David. The Transmogrifier C Hardware Description Language and Compiler for FPGAs. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. (FCCM '95) (Napa, CA, April 1995).
9. Goering, Richard. Dataquest predicts automation of RTL. In EE Times. June 10, 2002. http://www.eetimes.com/story/OEG20020610S0055
10. JTC1/SC22/WG14. Programming languages - C - Extensions to support embedded processors. Technical report, ISO/IEC, 2004. (http://www.open-std.org/ jtc1/sc22/wg14).
11. McCloud, Shawn. Catapult C Synthesis-Based Design Flow: Speeding Implementation and Increasing Flexibility. October 2003. http://www.mentor.com/
12. Open System C Initiative (OSCI). Draft Standard SystemC Language Reference Manual. April 25, 2005. http://www.systemc.org/
13. Page, Ian and Luk, Wayne. Compiling Occam into Field-Programmable Gate Arrays. In W. Moore and W. Luk, FPGAs, Oxford Workshop on Field Programmable Logic and Applications, Abingdon EE&CS Books, 15 Harcourt Way, Abingdon OX14 1NV, UK, pp 271-283, 1991.
14. Pellerin, David and Thibault, Scott. Practical FPGA Programming in C. Prentice Hall, Upper Saddle River, NJ, 2005.
15. Semeria, Luc and De Micheli, Giovanni. SpC : Synthesis of Pointers in C : Application of Pointer Analysis to the Behavioral Synthesis from C. In Proceedings of The IEEE/ACM International Conference on Computer Aided Design. (ICCAD '98) (San Jose, CA, November 8-12, 1998).