A case study of hardware/software partitioning of traffic simulation on the cray XD1

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 1, 2008, Pages 66-74

  Tripp, Justin L ^a,b   Gokhale, Maya B ^a,c   Hansson, Anders Å ^a,b  

^a IEEE

^b LOS ALAMOS NATIONAL LABORATORY   (United States)

^c LAWRENCE LIVERMORE NATIONAL LABORATORY   (United States)

Author keywords

Hardware software codesign; Simulation; System integration

Indexed keywords

COMPUTATION THEORY; COMPUTER HARDWARE; COMPUTER SIMULATION; DATA FLOW ANALYSIS;

COMMUNICATIONS COSTS; CRAY XD1; SOFTWARE COMPONENTS; SOFTWARE PARTITIONING;

SOFTWARE DESIGN;

EID: 37248998899     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.912126     Document Type: Article

References (20)

1. J. P. Durbano, F. E. Ortiz, J. R. Humphrey, P. F. Curt, and D. W. Prather, "FPGA-based acceleration of 3D finite-difference time-do-main method," in Proc. IEEE Symp. Field-Pmgram. Custom Comput. Mach., Napa, CA, 2004, pp. 156-163.
2. M. Gokhale, J. Frigo, C. Ahrens, J. L. Tripp, and R. Minnich, "Monte Carlo radiative heat transfer simulation on a reconfigurable computer," in Proc. Int. Conf. Field Program. Logic Appl., 2004, pp. 95-104.
3. Cray, Inc., Seattle, WA, "XDI datasheet," 2004.
4. SGI, Sunnyvale, CA, "SGI products: RASC technology," 2006 [Online]. Available: www.sgi.com/products/rasc
5. SRC Computers, Colorado Springs, CO, "SRC Computers home page," 2006 [Online]. Available: www.srccomp.com
6. J. L. Tripp, M. B. Gokhale, and K. D. Peterson, "Trident: From high-level language to hardware circuitry," IEEE Computer, vol. 40, no. 3, pp. 28-37, Mar. 2007.
7. ImpulseC, Kirkland, WA, "ImpulseC accelerated technologies," 2005 [Online]. Available: http://www.impluseC.com.
8. Celoxica, Ltd., Abingdon, U.K., "HANDEL-C language overview," 2002.
9. G. M. Amdahl, Validity of the Single-Processor Approach to Achieving Large Scale Computing Capabilities. Montvale, NJ: AFIPS Press, 1967, pp. 483-485.
10. C. L. Barrett, R. J. Beckman, K. P. Berkbigler, K. R. Bisset, B. W. Bush, K. Campbell, S. Eubank, K. M. Henson, J. M. Hurford, D. A. Kubicek, M. V. Marathe, P. R. Romero, J. P. Smith, L. L. Smith, P. E. Stretz, G. L. Thayer, E. Van Eeckhout, and M. D. Williams, "TRansportation ANalysis SIMulation System (TRANSIMS) Portland Study Reports," 2002 [Online]. Available: http://maynard.tsasa.lanl.gov/PortlandStudyReports.html
11. K. Nagel and M. Schreckenberg, "A cellular automaton model for freeway traffic," J. Phys. I, vol. 2, pp. 2221-2229, Dec. 1992.
12. K. Nagel, M. Schreckenberg, A. Schadschneider, and N. Ito, "Discrete stochastic models for traffic flow," Phys. Rev. E., vol. 51, pp. 2939-2949, Apr. 1995.
13. M. Rickert, K. Nagel, M. Schreckenberg, and A. Latour, "Two lane traffic simulations using cellular automata," Phys. A, vol. 231, pp. 534-550, Oct. 1996.
14. A. A. Hansson, H. Mortveit, J. L. Tripp, and M. Gokhale, "Urban traffic simulation modeling for reconfigurable hardware," in Proc. Ind. Simulation Conf., 2005, pp. 291-298.
15. G. Milne, P. Cockshott, G. McCaskill, and P. Barrie, "Realising massively concurrent systems on the space machine," in FPGAs for Custom Computing Machines. Piscataway, NJ: IEEE, 1993, pp. 26-32.
16. G. Russell, P. Shaw, and J. Mclnnes, "Rapid simulation of urban traffic using FPGAs," 1994 [Online]. Available: http://citeseer.ist. p>su.edu/russell94rapid.html
17. M. D. Bumble, "A parallel architecture for non-deterministic discrete event simulation," Ph.D. dissertation, Dept. Comput. Sci. Eng., Penn. State Univ., Philadelphia, PA, 2001.
18. Cray, Inc., Seattle, WA, "Cray XD1 FPGA development," 2004.
19. J. L. Tripp, H. S. Mortveit, A. A. Hansson, and M. B. Gokhale, "Metropolitan road traffic simulation on FPGAs," in Proc. IEEE Symp. Field-Program. Custom Comput. Mach., 2005, pp. 117-126.
20. M. Lin, A. E. Gamal, Y.-C. Lu, and S. Wong, "Performance benefits of monolithically stacked 3D-FPGA," in Proc. FPGA, 2006, pp. 113-122.