Trident: From high-level language to hardware circuitry

Computer

Volumn 40, Issue 3, 2007, Pages 28-37

  Tripp, Justin L ^a   Gokhale, Maya B ^b   Peterson, Kristopher D ^c  

^a LOS ALAMOS NATIONAL LABORATORY   (United States)

^b LAWRENCE LIVERMORE NATIONAL LABORATORY   (United States)

^c IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

FPGAs; Handel C; Impulse C; Mitrion C; RC Toolbox; Reconfigurable computing; SRC Carte; Supercomputing; Trident compiler

Indexed keywords

EID: 34147115136     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2007.107     Document Type: Article

References (12)

1. K. Underwood, "FPGAs vs. CPUs: Trends in Peak Floating-Point Performance," Proc. 12th ACM Int'l Symp. Field-Programmable Gate Arrays (FPGA 04), ACM Press, 2004, pp. 171-180.
2. G. Govindu et al., "Area and Power Performance Analysis of Floating-Point-Based Application on FPGAs," Proc. 7th Ann. Workshop High-Performance Embedded Computing (HPEC 03), Sept. 2003; www.11.mit.edu/HPEC/agenda03.htm.
3. M. Gokhale et al., "Monte Carlo Radiative Heat Transfer Simulation on a Reconfigurable Computer," Proc. Int'l Conf. Field-Programmable Logic and Applications (FPL 04), Springer, 2004, pp. 95-104.
4. J.P. Durbano et al., "FPGA-Based Acceleration of 3D Finite-Difference Time-Domain Method," Proc. IEEE Symp. Field-Programmable Custom Computing Machines, IEEE Press, 2004, pp. 156-163.
5. J.L. Tripp et al., "Trident: An FPGA Compiler Framework for Floating-Point Algorithms," Proc. Int'l Conf. Field-Programmable Logic and Applications (FPL 05), IEEE Press, 2005, pp. 317-322.
6. Z. Guo and W. Najjar, "A Compiler Intermediate Representation for Reconfigurable Fabrics," Proc. Int'l Conf. Field-Programmable Logic and Applications (FPL 06), IEEE Press, 2006, pp. 741-744.
7. S. Gupta, R.G. Nikil, and D. Dutt, Spark: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits, Springer, 2005.
8. J.L. Tripp, P.A. Jackson, and B.L. Hutchings, "SeaCucumber: A Synthesizing Compiler for FPGAs," Proc. 12th Int'l Conf. Field Programmable Logic and Applications (FPL 02), Springer-Verlag, 2002, pp. 875-885.
9. C. Lattner and V. Adve, "LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation," Proc. Int'l Symp. Code Generation and Optimization (CGO 04), IEEE CS Press, 2004, pp. 75-86.
10. M.B. Gokhale and J.M. Stone, "Automatic Allocation of Arrays to Memories," Proc. IEEE Symp. Field-Programmable Custom Computing Machines, IEEE CS Press, 1999, pp. 63-69.
11. H. Lange and A. Koch, "Memory Access Schemes for Configurable Processors," Proc. 12th Int'l Conf. Field-Programmable Logic and Applications (FPL 00), Springer-Verlag, 2000, pp. 615-625.
12. B.R. Rau, "Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops," Proc. 27th Ann. Int'l Symp. Microarchitecture, ACM Press, 1994, pp. 63-74.