Hardware implementation of a disparity estimation scheme for real-time compression in 3D imaging applications

Journal of Visual Communication and Image Representation

Volumn 19, Issue 1, 2008, Pages 1-11

  Chaikalis, D ^a   Sgouros, N ^a   Maroulis, D ^a   Papageorgas, P ^b  

^a UNIVERSITY OF ATHENS   (Greece)

^b UNIVERSITY OF WEST ATTICA   (Greece)

Author keywords

3D Imaging; Autostereoscopic display; Compression; FPGA; Hardware; Integral Photography; Real time

Indexed keywords

CONSTRAINT THEORY; FEATURE EXTRACTION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); REAL TIME SYSTEMS; REDUNDANCY;

3D IMAGING; AUTOSTEREOSCOPIC DISPLAY; INTEGRAL PHOTOGRAPHY;

IMAGE COMPRESSION;

EID: 37049001648     PISSN: 10473203     EISSN: 10959076     Source Type: Journal    
DOI: 10.1016/j.jvcir.2007.09.003     Document Type: Article

References (21)

1. Developers Handbook, Stereographics 1997, available from:www.stereographics.com.
2. Halle M. Autostereoscopic displays and computer graphics, computer graphics. ACM SIGGRAPH 31 2 (1997) 58-62
3. Konrad J. Visual communications of tomorrow: natural, efficient and flexible. IEEE Communications Magazine 39 1 (2001) 126-133
4. Liao H., Nakajima S., et al. Intra-operative real-time 3D information display system based on integral videography. MICCAI' 01, LNCS 2208 (2001) 392-400
5. P. Harman, Home based 3D entertainment-an overview, in: Proc. ICIP(1), 2000, pp. 1-4.
6. Lippman G. La Photographie Integrale. Comptes Rendus de L Academie Des Sciences 146 (1908) 446-451
7. Zaharia R., Aggoun A., and McCormick M. Adaptive 3D-DCT compression algorithm for continuous parallax 3D integral imaging, Elsevier. Signal Processing: Image Communication 17 (2002) 231-242
8. N. Sgouros, A. Andreou, M. Sangriotis, P. Papageorgas, D. Maroulis, N. Theofanous, Compression of IP images for autostereoscopic 3D imaging applications, in: Third International Symposium on Image and Signal Processing and Analysis (ISPA03), Rome, Italy, September 18-20, 2003.
9. S. Ramachandran, S. Srinivasan, FPGA Implementation of a novel, fast motion estimation algorithm for real-time video compression, in: Ninth International Symposium on FPGAs, Monterey, Canada, 2/2001.
10. S. Rathnam, G. Slavenburg, An architectural overview of the programmable multimedia processor, TM-1, in: Proc. COMPCON'96, 1996, pp. 319-326.
11. V.G. Moshnyaga, K. Tamaru, A memory efficient array architecture for real-time motion estimation, in: Eleventh International Parallel Processing Symposium (IPPS'97), Geneva, Switzerland, April 01-05, 1997, pp. 28-32.
12. N. Roma, T. Dias, L. Sousa, Customisable core-based architectures for real-time motion estimation on FPGAs, in: Proc. 13th International Conference on Field Programmable Logic and Applications-FPL'03, Lisboa-Portugal, 1-3 September, 2003, pp.745-754.
13. D. Zandonai, L. Carro, S. Bampi, A.A. Suzin, An architecture for MPEG motion estimation, VII Workshop Iberchip IWS'2001, 2001, Montevideo, 1. pp. 90-95.
14. S. Wong, S. Vassiliadis, S. Cotofana, A sum of absolute differences implementation in FPGA hardware, in: 28th Euromicro Conference (EUROMICRO'02), Dortmund, Germany, September 04-06, 2002, pp. 183-186.
15. S. Wong, B. Stougie, S. Cotofana, Alternatives in FPGA-based SAD implementations, in: IEEE I.C. on Field Programmable Technology 2002 (FPT'02), Hong Kong, December 2002.
16. M. Martina, A. Molino, F. Vacca, Reconfigurable and low power 2D-DCT IP for ubiquitous multimedia streaming, in: IEEE International Conference on Multimedia and Expo (ICME 2002) 2, August 26-29, 2002, pp. 177-180.
17. J.-R. Ohm, K. Gróneberg, E. Hendriks, E. Izquierdo M., D. Kalivas, M. Karl, D. Papadimatos, A. Redert, A realtime hardware system for stereoscopic videoconferencing with viewpoint adaptation, Image Communication, special issue on 3D technology, January 1998.
18. D. Chaikalis, D. Maroulis, N. Sgouros, P. Papageorgas, N. Theofanous, An area-efficient FPGA implementation of a disparity estimation scheme for real-time compression of IP images, in: International Conference on Signals and Electronic Systems (ICSES), Poznan, Poland, 2004, pp. 309-312.
19. R. Woods, A. Cassidy, J. Gray, VLSI architectures for field programmable gate arrays: a case study, IEEE Symposium on FPGAs for Custom Computing Machines, 1996.
20. W.B. Pennebaker, J.L. Mitchell, JPEG Image Compression standard, VNR, NY, 1993.
21. Celoxica RC1000-PP development board: Hardware Reference, www.celoxica.com.