A sum of absolute differences implementation in FPGA hardware

Conference Proceedings of the EUROMICRO

Volumn , Issue , 2002, Pages 183-188

  Wong, Stephan ^a   Vassiliadis, Stamatis ^a   Cotofana, Sorin ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK FREQUENCY; FPGA HARDWARES; GATE ARRAYS; HARDWARE UNITS; LOOK UP TABLE; MULTIMEDIA STANDARDS; SUM OF ABSOLUTE DIFFERENCES;

HARDWARE; MOTION PICTURE EXPERTS GROUP STANDARDS; TABLE LOOKUP;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84889569207     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.2002.1046155     Document Type: Conference Paper

References (16)

1. Nios Embedded Processor. http://www. altera. com/products/ devices/excalibur/exc-nios index. html.
2. Virtex-II 1. 5V FPGA Family: Detailed Functional Description . http://www. xilinx. com/partinfo/databook. htm.
3. Xilinx MicroBlaze. http://www. xilinx. com/xlnx/ xil prodcat product. jsp?title=microblaze.
4. D. Cronquist, P. Franklin, C. Fisher, M. Figueroa, and C. Ebeling. Architecture Design of Reconfigurable Pipelined Datapaths. In Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI, pages 23-40, March 1999.
5. B. G. Haskall, A. Puri, and A. N. Netravali. Digital Video: An introduction to MPEG-2. Digital Multimedia Standard Series. Chapman and Hall, 1996.
6. J. Hauser and J. Wawrzynek. Garp: A MIPS Processor with a Reconfigurable Coprocessor. In Proceedings of the IEEE Symposium of Field-Programmable Custom Computing Machines, pages 24-33, April 1997.
7. J. R. Jain and A. K. Jain. Displacement Measurement and Its Applications in Interframe Image Coding. IEEE Transactions on Communications, COM-29(12):1799-1808, December 1981.
8. S. Kappagantula and K. Rao. Motion Compensated Predictive Coding. In Proc. Int. Tech. Symp. SPIE, San Diego, CA, August 1983.
9. T. Koga, K. Linuma, A. Hirano, Y. Iijima, and T. Ishiguro. Motion-Compensated Interframe Coding for Video Conferencing. In NTC 81 Proceeding, pages G5. 3. 1-5, New Orleans, LA, December 1981.
10. M. Liou. Overview of the px64 kbit/s Video Coding Standard. Communications of the ACM, 34(4):59-63, April 1991.
11. B. Liu and A. Zaccarin. New Fast Algorithms of the Estimation of Block Motion Vectors. IEEE Transactions on Circuits and Systems for Video Technology, 3(2):148-157, April 1993.
12. J. L. Mitchell,W. B. Pennebaker, C. E. Fogg, and D. J. LeGall. MPEG Video Compression Standard. Digital Multimedia Standard Series. Chapman and Hall, 1996.
13. S. Rathnam and G. Slavenburg. An Architectural Overview of the Programmable Multimedia Processor, TM-1. In Proceedings of the COMPCON '96 , pages 319-326, 1996.
14. R. Razdan and M. Smith. A High-Performance Microarchitecture with hardware-programmable Functional Units. In Proceedings of the 27th Annual International Symposium on Microarchitecture, pages 172-180, November 1994.
15. S. Vassiliadis, E. Hakkennes, S. Wong, and G. Pechanek. The Sum-Absolute-Difference Motion Estimation Accelerator. In Proceedings of the 24th Euromicro Conference, 2000.
16. R. Wittig and P. Chow. OneChip: An FPGA Processor with Reconfigurable Logic. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 126-135, April 1996.