Customisable core-based architectures for real-time motion estimation on FPGAs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 745-754

  Roma, Nuno ^a   Dias, Tiago ^a   Sousa, Leonel ^a  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; COMPUTER ARCHITECTURE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; IMAGE CODING; PARAMETER ESTIMATION;

CODING PARAMETERS; COMPLEXITY LEVELS; FIELD PROGRAMMABLE LOGIC; FULL-SEARCH BLOCK MATCHING MOTION ESTIMATION; HARDWARE RESOURCES; PIXEL RESOLUTION; PROPOSED ARCHITECTURES; SYSTOLIC STRUCTURES;

MOTION ESTIMATION;

EID: 35248814415     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_72     Document Type: Article

References (11)

1. Bhaskaran, V., Konstantinides, K.: Image and Video Compression Standards: Algorithms and Architectures. 2nd edn. Kluwer Academic Publishers (1997)
2. Koga, T., Iinuma, K., Hirano, A., Iijima, Y., Ishiguro, T.: Motion-compensated interframe coding for video conferencing. In: Proc. Nat. Telecomm. Conference, New Orleans, LA (1981) G5.3.1-G5.3.5
3. Jain, J.R., Jain, A.K.: Displacement measurement and its application in interframe image coding. IEEE Transactions on Communications COM-29 (1981) 1799-1808
4. Roma, N., Sousa, L.: Efficient and configurable full search block matching processors. IEEE Transactions on Circuits and Systems for Video Technology 12 (2002) 1160-1167
5. Ooi, Y: Motion estimation system design. In Parhi, K.K., Nishitani, T., eds.: Digital Signal Processing for Multimedia Systems. Marcel Dekker, Inc (1999) 299-327
6. Vos, L., Stegherr, M.: Parameterizable VLSI architectures for the full-search block-matching algorithm. IEEE Transactions on Circuits and Systems 36 (1989) 1309-1316
7. Liu, B., Zaccarin, A.: New fast algorithms for the estimation of block matching vectors. IEEE Transactions on Circuits and Systems for Video Technology 3 (1993) 148-157
8. Ogura, E., Ikenaga, Y, Iida, Y., Hosoya, Y., Takashima, M., Yamash, K.: A cost effective motion estimation processor LSI using a simple and efficient algorithm. In: Proceedings of International Conference on Consumer Electronics - ICCE. (1995) 248-249
9. Lee, S., Kim, J.M., Chae, S.I.: New motion estimation algorithm using adaptively-quantized low bit resolution image and its vlsi architecture for MPEG2 video coding. IEEE Transactions on Circuits and Systems for Video Technology 8 (1998) 734-744
10. He, Z.L., Chan, K.K., Tsui, C.Y., Liou, M.L.: Low power motion estimation design using adaptative pixel truncation. In: Proceedings of the 1997 international symposium on Low power electronics and design, Monterey - USA (1997) 167-171
11. Telenor Research Norway: TMN (H.263) encoder/decoder, version 2.0. (1996)