A generic model for formally verifying NoC communication architectures: A case study

Proceedings - NOCS 2007: First International Symposium on Networks-on-Chip

Volumn , Issue , 2007, Pages 127-136

  Borrione, Dominique ^a   Helmy, Amr ^a   Pierre, Laurence ^a   Schmaltz, Julien ^b  

^a TIMA LABORATORY   (France)

^b SAARLAND UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; INTERNET PROTOCOLS; LARGE SCALE SYSTEMS; MATHEMATICAL MODELS; THEOREM PROVING;

COMMUNICATION INFRASTRUCTURE; FORMAL MODELS; THEOREM PROVERS;

MICROPROCESSOR CHIPS;

EID: 36348975796     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2007.1c     Document Type: Conference Paper

References (33)

1. IEEE Std 1850-2005, IEEE Standard for Property Specification Language (PSL). IEEE, 2005.
2. R. Bharadwaj, A. Felty, and F. Stomp. Formalizing inductive proofs of network algorithms. In Proc. 1995 Asian Computing Science Conference, 1995.
3. T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Surveys, 38(1), 2006.
4. B. Brock, M. Kaufmann, and J. Moore. ACL2 Theorems about Commercial Microprocessors. In Proc. FMCAD'96.
5. E. M. Clarke, O. Grumberg, and S. Jha. Verifying parameterized networks. ACM Transactions on Programming Languages and Systems, 19(5), September 1997.
6. P. Cousot and R. Cousot. Refining model checking by abstract interpretation. Journal of Automated Software Engineering, 6, 1999.
7. S. Creese and A. Roscoe. Formal verification of arbitrary network topologies. In Proc. PDPTA'99, 1999.
8. P. Curzon. Experiences formally verifying a network component. In Proc. IEEE Conference on Computer Assurance. IEEE Press, 1994.
9. R. Dubey. Elements of verification. SOCcentral, March 2005.
10. B. Gebremichael, F. Vaandrager, M. Zhang, K. Goossens, E. Rijpkema, and A. Radulescu. Deadlock Prevention in the AEthereal Protocol. In Proc. CHARME'05, October 2005.
11. N. Genko, D. Atienza, and G. De Micheli. NoC Emulation on FPGA: HW/SW Synergy for NoC Features Exploration. In Proc. ParCo'2005, 2005.
12. M. Gordon and T. Melham, editors. Introduction to HOL: A theorem proving environment for higher order logic. Cambridge University Press, 1993.
13. C. Grecu, A. Ivanov, R. Saleh, E. Sogomonyan, and P. Pande. On-line Fault Detection and Location for NoC Interconnects. In Proc. IOLTS'06, July 2006.
14. F. Karim, A. Nguyen, and S. Dey. An Interconnect Architecture for Networking Systems on Chips. IEEE Micro, 22(5), Sept. 2002.
15. M. Kaufmann, P. Manolios, and J. Moore. Computer Aided Reasoning: ACL2 Case Studies. Kluwer Academic Pub., 2000.
16. M. Kaufmann, P. Manolios, and J. Moore. Computer Aided Reasoning: an Approach. Kluwer Academic Pub., 2002.
17. C. Kern and M. R. Greenstreet. Formal verification in hardware design: a survey. ACM Transactions on Design Automation of Electronic Systems., 4(2), 1999.
18. L. Loh. Formal verification: where to use it and why. EE-Times EDA News, July 2006.
19. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In Proc. DATE'04, 2004.
20. J. Moore. Symbolic Simulation: An ACL2 Approach. In Proc. FMCAD'98, November 1998.
21. J. Moore, T. Lynch, and M. Kaufmann. A Mechanically Checked Proof of the Correctness of the Kernel of the AMD5K86 Floating-Point Division Algorithm. IEEE Trans. on Computers, 47(9), 1998.
22. F. Moraes, N. Calazans, A. Mello, L. Möller, and L. Ost. HERMES: an infrastructure for low area overhead packet-switching networks on chip. The VLSI Journal, 38(1), 2004.
23. S. Murali, G. De Micheli, L. Benini, T. Theocharides, N. Vijaykrishnan, and M. Irwin. Analysis of Error Recovery Schemes for Networks on Chips. Design & Test of Computers, 22(5), 2005.
24. U. Ogras, J. Hu, and R. Marculescu. Key Research Problems in NoC Design: A Holistic Perspective. In Proc. CODES+ISSS'2005, pages 69-74, September 2005.
25. S. Owre, J. M. Rushby, and N. Shankar. PVS: A prototype verification system. In Proc. CADE 11, June 1992.
26. J. Perez Ramas, D. Atienza, M. Peon, I. Magan, J. Mendias, and R. Hermida. Versatile FPGA-Based Functional Validation Framework for Networks-on-Chip Interconnections Designs. In Proc. ParCo'2005 (mini-symposium NoC), 2005.
27. th Design Automation Conf. (DAC'96), 1997.
28. J. Sawada and W. A. Hunt. Results of the verification of a complex pipelined machine model. In Proc. CHARME'99, September 1999.
29. M. Schäfer, T. Hollstein, H. Zimmer, and M. Glesner. Deadlock-free routing and Component placement for irregular mesh-based networks-on-chip. In Proc. ICCAD'05, November 2005.
30. J. Schmaltz. Une formalisation fonctionnelle des communications sur la puce. PhD thesis, Joseph Fourier University, Grenoble, France, January 2006. (In French).
31. J. Schmaltz and D. Borrione. A Generic Network on Chip Model. In Proc. TPHOLs'05, August 2005.
32. J. Schmaltz and D. Borrione. Towards a Formal Theory of On Chip Communications in the ACL2 Logic. In Proc. ACL2 Workshop, 2006.
33. S. Vijayaraghavan and M. Ramanathan. A practical guide for SystemVerilog Assertions. Springer-Verlag, 2005.