New FPSoC-based architecture for efficient FSBM motion estimation processing in video standards

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 6590, Issue , 2007, Pages

  Canals, J A ^a   Martinez M A ^a   Ballester, F J ^a   Mora, A ^b  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^b Department of Electrical and Electronic Engineering   (Mexico)

Author keywords

FPGA; Motion estimation; System on chip

Indexed keywords

COMPUTER AIDED DESIGN; MOTION ESTIMATION; NETWORK ARCHITECTURE; REAL TIME SYSTEMS; VIDEO STREAMING;

SYSTEM ON CHIP; SYSTEM ON CHIP (SOC) DESIGNING TOOLS; VIDEO STANDARDS;

CHIP SCALE PACKAGES;

EID: 36249031900     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.724094     Document Type: Conference Paper

References (11)

1. T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, "Overview of the h.264/AVC video coding standard," IEEE Transactions on Circuits and Systems for Video Technology, pp. 1-19, July 2003.
2. S.-Y. Huang, C.-Y. Cho, and J.-S. Wang, "Adaptive fast block-matching algorithm by switching search patterns for sequences with wide-range motion content," IEEE Transactions on Circuits and Systems for Video Technology vol. 15, pp. 1373-1384, Nov. 2005.
3. S. López, F. Tobajas, A. Villar, V. De Armas, J. F. López, and R. Sarmiento, "Low cost efficient architecture for h.264 motion estimation," IEEE International Symposium on Circuits and Systems vol. 1, pp. 412-415, May 2005.
4. Y.-W. Huang, T.-C. Wang, B.-Y. Hsieh, and L-G. Chen, "Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T h.264," IEEE International Symposium on Circuits and Systems vol. 2, pp. 796-799, May 2003.
5. C. Wei, and M.-Z. Gang, "A novel VLSI architecture for VBSME in MPEG-4 AVC/h.264," IEEE International Symposium on Circuits and Systems vol. 2, pp. 1794-1797, May 2005.
6. W.-F. He, Y.-L. Bi, and Z.-G. Mao, "Efficient frame-level pipelined array architecture for full-search block-matching motion estimation," IEEE International Symposium on Circuits and Systems vol. 1, pp. 276-279, May 2005.
7. N. Roma, and L. Sousa, "Efficient and configurable full-search block-matching processors," IEEE Transactions on Circuits and Systems for Video Technology vol. 12, pp. 1160-1167, Dec. 2002.
8. Y.-Y. Wang, Y.-T. Peng, and C.-J. Tsai, "VLSI architecture design of motion estimation and in-loop filter for MPEG-4 AVC/h.264 encoders," IEEE International Symposium on Circuits and System vol. 2, pp. 149-152, Dec. 2004.
9. C. De Vleeschouwer, T. Nilsson, K. Denolf, and J. Bormans, "Algorithmic and architectural co-design of a motion-estimation engine for low-power video devices," IEEE Transactions on Circuits and Systems for Video Technology vol. 12, pp. 1093-1105, Dec. 2002.
10. O. Lehtoranta, E. Salminen, A. Kulmala, M. Hännikäinen, and T. D. Hämäläinen, "A parallel MPEG-4 encoder for FPGA based multiprocessor SoC," International Conference on Field Programmable Logic and Applications, pp. 380-385, Aug. 2005.
11. Xilinx, Xilinx LogiCore PLB IPIF (v2.01.a) specification.