P6 binary floating-point unit

Proceedings - Symposium on Computer Arithmetic

Volumn , Issue , 2007, Pages 77-86

  Dao Trong, Son ^a   Schmookler, Martin ^a   Schwarz, Eric M ^a   Kroener, Michael ^a  

^a IBM   (United States)

Author keywords

Aggressive data forwarding; Data processing without stalls; Denormal result handling; Floating point unit; High frequency design

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; BINARY CODES; DATA FLOW ANALYSIS; FEEDBACK CONTROL; PERSONAL COMPUTERS;

AGGRESSIVE DATA FORWARDING; DENORMAL RESULT HANDLING; FLOATING-POINT UNIT; HIGH-FREQUENCY DESIGN; RECIPROCAL SQUARE ROOT APPROXIMATION;

DIGITAL ARITHMETIC;

EID: 36049017753     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ARITH.2007.26     Document Type: Conference Paper

References (17)

1. M.S. Schmookler, M. Putrino, et al, "A Low-power, High-speed Implementation of a PowerPC Microprocessor Vector Extension,"Proc. of Fourteenth Symp. on Comput. Arith., pp. 12-19, April 1999.
2. The Institute of Electrical and Electronic Engineers, Inc.,"IEEE standard for floating-point arithmetic, ANSI/IEEE Std 754-Revision," http://754r.ucbtest.org/, Oct. 2006.
3. B. Sinharoy, "IBM Power5 Processor," Proceedings of Microprocessor Forum, Oct. 2003.
4. E.M. Schwarz, M. Schmookler, S. Dao Trong, "Hardware Implementations of Denormalized Numbers," Proc. of Sixteenth Symp. on Comput. Arith., pp. 70-78, June 2003.
5. E.M. Schwarz, M. Schmookler, S. Dao Trong, "FPU Implementations with Denormalized Numbers," IEEE Transactions on Computers, vol.54, no. 7, pp 825-836, July 2005.
6. E.M. Schwarz, "Binary Floating-Point Unit Design: the fused multiply-add dataflow", High-Performance Energy-Efficient Microprocessor Design, Edited by V.G. Oklobdzija and R.K. Krishnamurthy, Springer, Chapter 8, 2006.
7. X.Y. Yu et. al., "A 5GHz+ 128-bit Binary Floating-Point Adder for the Power6 Processor", Proc. of ESSCIRC, Sept. 2006.
8. G. Gerwig, H. Wetter, E. M. Schwarz, and J. Haess. "High performance floating-point unit with 116 bit wide divider," Proc. of Sixteenth Symp. on Comput. Arith., pp. 87-94, June 2003.
9. T. Williams. "Method and apparatus for multiplying denomalised binary floating point numbers without additional delay', Journal="U.S. Patent No. 5,347,481 Sep. 13,1994
10. E. Hokenek and R.K.Montoye. "Leading-Zero Anticipator (lza) in the IBM RISC system/6000 Floating-Point Execution Unit", IBM Journal of Research and Development, vol. 34, pp. 59-70, 1990.
11. M.S. Schmookler, K.J. Nowka. "Leading Zero Anticipation and Detection - A Comparison of Methods", Proc. of Fifteenth Symp. on Comput. Arith., pp. 7-12, June 2001.
12. S. Mueller et al. "The Vector Floating-Point Unit in a Synergistic Processor Element of a Cell Processor", Proc. of Seventeenth Symp. on Comput. Arith., pp. 59-67, June 2005.
13. R.K. Montoye, E. Hokenek, S.L. Runyon, "Design of the IBM RISC System/6000 floating-point execution unit," IBM J. Res. Develop. 34, pp. 59-70, Jan. 1990.
14. R.C. Agarwal, F.G. Gustavson, M.S. Schmookler, "Series Approximation Methods for Divide and Square Root in the Power3 Processor," Proc. of Fourteenth Symp. on Comput. Arith., pp. 116-123, April 1999.
15. P. Markstein, "IA-64 and Elementary Functions: Speed and Precision," pp. 129-131, Prentice-Hall, 2000.
16. S.F.Oberman, "Floating Point Division and Square Root Algorithms and Implementation in the AMD-K7 Microprocessor," Proc. of Fourteenth Symp. on Comput. Arith., pp. 106-115, April 1999.
17. B. Curran et al., "4GHz+ Low Latency Fixed-Point and Binary Floating-Point Execution Units for the POWER6 Processor", Proc. of ISSCC, 24.1, Feb. 2006.