High performance floating-point unit with 116 bit wide divider

Proceedings - Symposium on Computer Arithmetic

Volumn , Issue , 2003, Pages 87-94

  Gerwig, Guenter ^a   Wetter, Holger ^a   Schwarz, Eric M ^a   Haess, Juergen ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; DATA FLOW ANALYSIS; ITERATIVE METHODS;

QUADWORD FORMATS;

DIGITAL ARITHMETIC;

EID: 0042134522     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. "IEEE standard for binary floating-point arithmetic, ANSI/IEEE Std 754-1985," The Institute of Electrical and Electronic Engineers, Inc., New York, Aug. 1985.
2. "Enterprise Systems Architecture/390 Principles of Operation," Order No. SA22-7201-7, available through IBM branch offices, July 2001.
3. "z/Architecture Principles of Operation," Order No. SA22-7832-1, available through IBM branch offices, Oct. 2001. available through IBM, Oct. 2001.
4. G. Gerwig and M. Kroener. "Floating-Point-Unit in standard cell design with 116 bit wide dataflow," In Proc. of Fourteenth Symp. on Comput. Arith., pages 266-273, Adelaide, Australia, April 1999.
5. E. M. Schwarz, L. Sigal, and T. McPherson. "CMOS floating point unit for the S/390 parallel enterpise server G4," IBM Journal of Research and Development, 41(4/5):475-488, July/Sept. 1997.
6. E. M. Schwarz, B. Averill, and L. Sigal. "A radix-8 CMOS S/390 multiplier," In in Proc. of Thirteenth Symp. on Comput. Arith., pages 2-9, Asilomar, CA, July 1997.
7. E. M. Schwarz and C. A. Krygowski. "The S/390 G5 floating-point unit," IBM Journal of Research and Development, 43(5/6):707-722, Sept./Nov. 1999.
8. E. Schwarz, R. Smith, and C. Krygowski. "The S/390 G5 floating point unit supporting hex and binary architectures," In Proc. of Fourteenth Symp. on Comput. Arith., pages 258-265, Adelaide, Australia, April 1999.
9. E. M. Schwarz, M. A. Check, C. Shum, T. Koehler, S. Swaney, J. MacDougall, and C. A. Krygowski. "The microarchitecture of the IBM eServer z900 processor," IBM Journal of Research and Development, 46(4/5):381-396, July/Sept. 2002.
10. C. A. Krygowski and E. M. Schwarz. "Floating-point multiplier for de-normalized inputs," U.S. Patent Application No. 2002/0124037 A1, page 8, Sep. 5, 2002.
11. M. D. Ercegovac and T. Lang. "Division and Square Root: digit-recurrence algorithms and implementations," Kluwer, Boston, 1994.
12. D. I. Harris, S. F. Obermann, and M. A. Horowitz. "SRT Division Architectures and Implementations," In Proc. of Thirteenth Symp. on Comput. Arith., pages 18-25, Asilomar, California, July 1997.
13. K. D. Tocher. "Techniques of multiplication and division for automatic binary computers," Quarterly J. Mech. Appl. Math., vol.11, pt.3, pp.364-384, 1958.
14. J. E. Robertson "A new class of digital division methods," IRE Transactions on Electronic Computers, vol. EC-7, pp.218-222, Sept. 1958.