-
1
-
-
0019678181
-
C., and WISE, G.L.: 'A theoretical analysis of the properties of median filters', IEEE Trans
-
1981, ASSP-29, (12), pp. 1136-1141
-
GALLAGHER, N.C., and WISE, G.L.: 'A theoretical analysis of the properties of median filters', IEEE Trans. Aconst. Speech Signal Process., 1981, ASSP-29, (12), pp. 1136-1141
-
Aconst. Speech Signal Process.
-
-
Gallagher, N.1
-
2
-
-
0025245897
-
VLSI median filters', IEEE Trans
-
1990, 38, (1), pp. 145-153
-
RICHARDS, D. VLSI median filters', IEEE Trans. Aconst. Speech Signal Process., 1990, 38, (1), pp. 145-153
-
Aconst. Speech Signal Process.
-
-
Richards, D.1
-
3
-
-
0020829015
-
Design and implementation of a single chip 1 -D median filter', IEEE Trans
-
1983, ASSP-31, (10), pp. 1164-1168
-
OFLAZER, K. Design and implementation of a single chip 1 -D median filter', IEEE Trans. Aconst. Speech Signal Process., 1983, ASSP-31, (10), pp. 1164-1168
-
Aconst. Speech Signal Process.
-
-
Oflazer, K.1
-
4
-
-
0020761682
-
A.: 'Systolic algorithm for running order statistics in signal and image processing' J
-
1982, 4, (2), pp 251-264
-
FISHER, L.A.: 'Systolic algorithm for running order statistics in signal and image processing' J. Digit. Syst., 1982, 4, (2), pp 251-264
-
Digit. Syst.
-
-
Fisher, L.1
-
5
-
-
0027659422
-
L., and JEN, C.W.: 'Binary partition algorithms and VLSI architectures for median and rank order filtering', IEEE Trans
-
1993, 41, (9), pp. 2937-2942
-
LEE, C.L., and JEN, C.W.: 'Binary partition algorithms and VLSI architectures for median and rank order filtering', IEEE Trans. Signal. Pivcess., 1993, 41, (9), pp. 2937-2942
-
Signal. Pivcess.
-
-
Lee, C.1
-
6
-
-
0026909956
-
W., and LIN, J.H.: 'A bit level systolic array for median filter', IEEE Trans
-
1992, 40, (8), pp. 2079-2083
-
CHANG, L.W., and LIN, J.H.: 'A bit level systolic array for median filter', IEEE Trans. Signal Process., 1992, 40, (8), pp. 2079-2083
-
Signal Process.
-
-
Chang, L.1
-
7
-
-
0029308383
-
D., and PIAZZA, F.: 'Fast combinatorial RNS processors for DSP applications', IEEE Trans
-
1995,44, (5), pp. 624-H533
-
CLAUDIO, E.D., and PIAZZA, F.: 'Fast combinatorial RNS processors for DSP applications', IEEE Trans. Comput., 1995,44, (5), pp. 624-H533
-
Comput.
-
-
Claudio, E.1
-
9
-
-
0029329122
-
And GUCER, A.: 'Removal of power line interference in signal averaged electrocardiography systems', IEEE Trans
-
1995, 42, (7), pp. 731-735
-
ZIYA, Y, CEM, M., and GUCER, A.: 'Removal of power line interference in signal averaged electrocardiography systems', IEEE Trans. Biomed. Eng., 1995, 42, (7), pp. 731-735
-
Biomed. Eng.
-
-
Ziya, Y.1
Cem, M.2
|